Dan's Biz Bookshelf: 'Getting Naked: A Business Fable'
The Chemical Connection: Common Misconceptions in Wet Processing
It’s Only Common Sense: Selling to Engineers
Against the Density Wall: Landless Vias Might be the Answer
June 27, 2016 | Happy Holden, PCB Technologist-RetiredEstimated reading time: 1 minute
You may not know about landless vias. This has been a well-kept secret for the last 30 years, possibly because it is not permitted on military boards, and therefore, discouraged in all IPC standards. Consequently, when our Japanese partner, OKI Electric, showed us their landless via boards, we said, “You can’t do that; the vias have to have lands!” They replied, “You’ve been listening to IPC again! Try it out and test it!” So we created a test vehicle and tested thousands of vias with various diameters against numerous annular ring vias. Guess what? They were right! As the annular ring got smaller, the failures occurred earlier until we got to landless, and then they jumped to 10X fewer failures. Not understanding this result, the PhDs of HP labs went to work and came up with an explanation (included in this paper). This was so radical a discovery that HP made the data, explanations and results proprietary and a company secret.
Introduction
I saw my first landless via multilayer while visiting NEC at Toyama, Japan back in 1985.
They were an enormous automated facility making Japanese telecom and mainframe computer boards, kind of like IBM and Western Electric rolled into one. NEC was using the liquid electrophoretic, positive-acting photoresist process with panel-plating. I wouldn’t see another landless via multilayer until our Japanese partner (OKI) introduced it to us in 1988. OKI was using the landless vias to achieve higher density without having to pay the extra costs of finer lines. They knew about the higher reliability that resulted, and they had done their own testing, but were after the higher routing density and it allowed them to route five traces between 0.100 inch PTH centers.
The Electrodeposited-Positive Acting Photoresist
My first introduction to the positive-acting photoresist (+PR) was at Hewlett-Packard’s integrated circuit fabrication facility in Palo Alto, California in 1970. HP used this in the liquid form and it was spin-coated on wafers. The photoresist was supplied by Shipley Company of Newton, Massachusetts. I was further exposed to the +PR after moving to the printed circuit fabrication facility.
Editor's Note: This article originally appeared in the June 2016 issue of The PCB Magazine.
Share on:
Suggested Items
Nolan's Notes: The Next Killer App in Component Manufacturing
05/02/2025 | Nolan Johnson -- Column: Nolan's NotesFor quite a while, I’ve been wondering what the next “killer app” will be in electronics manufacturing and why it has been so long since the last disruptive change in EMS. I believe the answer lies in artificial intelligence, which has exploded as the next disruptor.
IPC Excellence in Education Award: Zenaida Valianu
05/01/2025 | Nolan Johnson, I-Connect007Zenaida Valianu is the training manager at IPC who brings more than 25 years of expertise in standards and training development to her role. She has revolutionized IPC certification training programs by significantly enhancing their content with comprehensive curricula and engaging materials. She has also been instrumental in developing essential workforce training courses and contributing to various other initiatives.
A Visit With ‘Flexperts’ Mark Finstad and Nick Koop
05/01/2025 | Joe Fjelstad, Verdant ElectronicsAt IPC APEX EXPO 2025, I chatted with seasoned flex experts Mark Finstad and Nick Koop about "Flexperts" and their roles as leading educators and in the realm of standards development for this increasingly indispensable electronic interconnection technology. They have been teaching about lessons learned and how to successfully navigate the “seas” of flexible circuits to help their students avoid the hazards that have taken down many of their predecessors in the past.
Real Time with... IPC APEX EXPO 2025: Improving the Electronics Industry With Advanced Packaging
04/30/2025 | Real Time with...IPC APEX EXPODevan Iyer, the Chief Strategist for Advanced Packaging at IPC, shares insights from his recent presentation at the EMS Leadership Summit. The discussion covers the importance of understanding market segments in IoT, power electronics, and high-performance computing. EMS companies are encouraged to specialize, invest wisely, and collaborate to meet customer needs.
Real Time with... IPC APEX EXPO 2025: The Role of AI in Advanced Packaging
04/30/2025 | Real Time with...IPC APEX EXPOIn a follow-up to his keynote, Dr. Ahmad Bahai, discusses the critical intersection of advanced packaging, computing, and AI in semiconductor innovation with Nolan Johnson and Devan Iyer. He emphasizes the need for new approaches to handle the data economy and highlights AI's role in optimizing electronics manufacturing. The conversation covers challenges in power and thermal management, the impact of AI on EDA tools, and bio-inspired innovations. Predictions about future trends point towards increased efficiency in design and manufacturing.