-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueDon’t Just Survive, Thrive
If we are to be relevant and prosper during these next critical decades in electronics, we must do more than survive. As an industry, we can and must thrive. In this issue, our contributors explore these concepts meant to help you take your business to the next level.
Material Matters
Materials management is nuanced, multifaceted, and requires a holistic systems approach for business success. When building high mix, low volume, and high technology, managing materials and overall cost containment are even greater challenges.
Additive Manufacturing
In this month’s issue, we explore additive manufacturing technology for the PCB fabricator: where it stands today, the true benefits, and where it seems to be headed.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - pcb007 Magazine
Standard of Excellence: The Future is in Fine lines
July 11, 2016 | John Bushie, American Standard CircuitsEstimated reading time: 4 minutes
![](https://iconnect007.com/application/files/8516/3122/2125/bushie_john-200.jpg)
The age of much finer lines and spaces is upon us. After years of slowly moving towards this technology our customers are now demanding that all of us provide them with fine lines and spaces. Our new trend in electronics is for denser and denser circuitry on smaller and smaller real estate. Let’s face it, you just have to look at your typical smartwatch to realize you have an entire computer on your wrist; medical electronics where you have to build a small computer so small that you swallow it; a hearing aid so small that you can barely see it. This is where the world is not only going, but is actually there today.
And yes, these products dictate the need for fine lines, which in turn can be very challenging for those of us building these products. The routing of the lines between pads and vias necessitates this in localized areas as well as the drive to greater layer counts and subsequently thinner cores. All of this while maintaining 50Ω impedance. This is generally where lower Dk laminates can be of benefit to the designer and subsequently the fabricator. It allows one to use a wider line/space while maintaining the required impedance value.
Currently fine lines for standard production are 3-mil lines and 3-mil spaces (3/3). While the technology exists for ≤ 2.6-mil lines, achieving the surface finish necessary for achieving them reliably through imaging has been difficult. Fortunately, with the advent of improved low etch surface preparations, this should allow these ≤2.6-mil lines to be consistently producible.
I can’t speak for other shops, but in my opinion the greatest issues don’t typically lie in the ability to image these types of geometries. The larger issues are mechanical as to whether you can use the thinner copper clad materials as well as reliably etch down in between the ever-decreasing spaces between fine lines. So 4-mil lines and spaces are considered the standard nominal or “easy” product. This is quickly moving toward 3/3 as the norm.
Once again, the real challenge is not just in imaging the product. While there have been great improvements in the imaging areas with the widespread use of LDI and newer, thinner, dry film photo-resists, the larger challenge for us is typically related to the chemical etching to form the individual traces. Since most designs utilize via-in-pad to increase density and allow the use of these finer pitch components, the added copper required for via fill exacerbates the etching issues. Couple this with the increased use of sequential laminations requiring plated sub-assemblies. This extra surface plating increases the amount of copper that is required to be etched through to create the 3-mil spaces. Thus we have had to get creative in our ability to planarize and partial button plate most PCBs having these requirements. All of these added mechanical operations require precise control to minimize the impact on dimensional stability to avoid subsequent registration issues for later processes.
Obviously, controlling the amount of surface copper is paramount. Whether by careful planarization or partial plating operations.
One good thing is that by using 1.3-mil (30 µm) dry films and the use of 16kw and higher LDI equipment, the photoimaging is quite easy at this time. This makes fine lines and spaces fairly simple to produce on print and etch innerlayers if the copper cladding is fine enough. The larger issue comes when producing these types of lines/spaces on the outer layers of these packages.
When talking to designers I urge them to start with the thinnest copper readily available. Currently that would be ¼-oz. copper foil; however, on core constructions this is not always possible. I recommend avoiding sequential constructions when possible, as I’m sure most of you would if the design would allow, and finally, be aware of the added copper plating that each one of the via fill and sequential lamination cycles will add. These all work against the ability to readily realize finer lines and spaces.
Finally, the drive will always be to higher density in lines and layers. So this will effectively drive the lines and spaces down to physical or chemical limitations in the abilities to define (etch) these types of features.
This is where we are with this technology today. Not everyone can do it but most companies I know are headed in that direction. Frankly, at some point we are going to need to develop newer techniques beyond what are commonly used today.
The fact of the matter is that electronics just like the world are getting smaller all the time and we in the PCB industry are going to have to keep up and if want to support that trend.
All I can say is stay tuned for that.
John Bushie is ASC's Application Engineering Manager and is also a Process Engineering Specialist. To contact Bushie, click here.
Suggested Items
Trouble in Your Tank: Materials for PWB Fabrication—Drillability and Metallization
07/16/2024 | Michael Carano -- Column: Trouble in Your TankLaminate materials are the building blocks on which printed circuit boards are manufactured. Circuit board designers rely on the critical electrical properties of the materials to design the interconnects, and with the drive toward IoT (internet of things), autonomous driving, and virtual and augmented reality, material properties take on a very high level of importance.
Beyond Prepreg: The Glassless ‘Revolution’
06/25/2024 | Marcy LaRont, PCB007 MagazineAs our industry rallies around the call to action for HDI and UHDI, we find unparalleled and myriad laminate options. This abundance is rivaled only by the question surrounding them: Can they measure up to the high technology packaging demands required in our near future? Unsurprisingly, recent developments in FR-4-esque materials for high-speed and high-density designs, as well as newer, glassless technology for replacing traditional glass-impregnated laminates and prepreg, are garnering much interest. I caught up with Alun Morgan, technology ambassador for Ventec International Group, to ask about the impending “glassless revolution” and how it’s poised to solve some of our manufacturing challenges.
Connect the Dots: Designing for Reality—Lamination and Materials
06/19/2024 | Matt Stevenson -- Column: Connect the DotsAs many of you have likely figured out, I am quite passionate about the subject of designing PCBs for the reality of manufacturing. I wrote a book about it and I participate in an I-Connect007 On the Line with… podcast series dedicated to the subject. This companion article will focus on multilayer lamination, keeping the bigger picture in mind: Realistic PCB designs should prioritize manufacturability and reliability of the PCB as well as meet the other design requirements. So, one must account for the production variables associated with individual manufacturing partners.
Day 2: A Full Day at the EIPC Summer Conference
06/19/2024 | Pete Starkey, I-Connect007Editor's note: This is the third and final report from the EIPC Summer Conference. It was a bright and early start to the second day of the 2024 EIPC Summer Conference at the European Space Centre, Noordwijk, The Netherlands, June 4-5. A short journey by bus from the hotel in Leiden and our security passes from the day before got us through the gate and to our seats in the Newton Room for Session 4, “Material Studies,” moderated by Martyn Gaudion.
Looking Into Space: EIPC Summer Conference, Part 2
06/17/2024 | Pete Starkey, I-Connect007“Innovative Development of PCB Technology and Design” was the theme of the second session of the 2024 EIPC Summer Conference, June 4-5, at the European Space Centre, Noordwijk, The Netherlands.