-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueSales: From Pitch to PO
From the first cold call to finally receiving that first purchase order, the July PCB007 Magazine breaks down some critical parts of the sales stack. To up your sales game, read on!
The Hole Truth: Via Integrity in an HDI World
From the drilled hole to registration across multiple sequential lamination cycles, to the quality of your copper plating, via reliability in an HDI world is becoming an ever-greater challenge. This month we look at “The Hole Truth,” from creating the “perfect” via to how you can assure via quality and reliability, the first time, every time.
In Pursuit of Perfection: Defect Reduction
For bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In this issue, we examine how imaging, etching, and plating processes can provide information and insight into reducing defects and increasing yields.
- Articles
- Columns
- Links
- Media kit
||| MENU - pcb007 Magazine
Substrates for Advanced PCB Technologies: What Will the Future Hold?
November 6, 2018 | Pete Starkey, I-Connect007Estimated reading time: 9 minutes

The UK chapter of the global IMAPS community of electronics and microelectronic packaging engineers shared a wealth of knowledge and wisdom about PCB substrate technology trends, developments, and future requirements in a webinar on the first of November. The webinar was introduced on behalf of IMAPS-UK by National Physical Laboratory’s electronics interconnection expert Martin Wickham and featured presentations by Piers Tremlett and Jim Francey.
“Who knows which future substrate will be successful?” Aware of a need to exercise caution when attempting predictions, Piers Tremlett, engineering specialist at Microsemi, quoted an example from ancient Greece: “The Oracle at Delphi knew how to error-proof her future predictions. Everyone else gets it wrong; it’s just a question of by how much.” Nevertheless, his presentation painted a very clear picture of the future for printed circuit substrates, even exploring the possibilities for “substrateless” circuits.
Driven by a need to satisfy the desires of users, substrate technology aimed to improve performance and eliminate waste whilst minimising cost. Tremlett discussed the fluidity of future circuit structures, the potential growth of flexible substrates, the rise in substrates for handling power and heat, and trends from two-dimensional to three-dimensional circuit assemblies. He focused on four relevant topics: miniaturisation for mobile products, heat and power, printed electronics, and substrateless circuits.
Mobile products, especially smartphones, and the cost savings of using less material were the primary drivers for miniaturisation. As an example, Tremlett showed a cross-section of an iPhone 7 with a coreless 10-layer 500-micron substrate and sub-20-micron tracks densely populated with components and a lot of interconnect in a very small space. The interconnect was realised by semi-additive processing, pattern plating on a very thin base copper, and flash etching. As laser direct imaging capability improved and track widths trended towards 10 microns, it was preferred to embed them into the substrate surface to improve reliability, as demonstrated by the Daisho Denshi ultra-narrow pitch flush pad interposer. In his iPhone 7 example, the memory chip was mounted on a very thin three-layer PCB, underneath which was the processor chip with no substrate as such—all the tracks were laid on the packaging material itself and had produced significant performance improvements. He commented that fan-out wafer-level packaging was moving from silicon wafer technology to PCB technology with more than one component inside the mould compound, which could be seen as a paradigm shift away from FR-4 and surface mount.
Conventional assembly technology was giving way to embedded die technology and ultra-thin chip technology, leading to smaller and thinner devices. But whereas the trend had always been to push components off the PCB and on to the silicon, this was now becoming a more expensive option, and the components were being pushed back up into the packaging fab to continue the drive towards integration. Packaging was moving towards complete subsystems, placing more emphasis on substrate capability in terms of layer count and track width and presenting considerable competition to conventional PCB concepts.
Tremlett turned his attention to thermal management, increasing heat being generated by faster processors, RF chips, power chips and LEDs. It was becoming less practicable to use ceramic substrates except for special applications because of considerations of cost, small panel geometries, and high-temperature processing. So, could organic substrates be used as alternatives? He discussed thermal via designs, several forms of integrated metal substrates, metal inserts, and even water-cooled PCBs, and compared their efficiencies as a means of heat dissipation. He reviewed innovations in chip embedding for power packaging that had proven benefits for low- and high-power analogue and digital and RF products and described proprietary embedding package solutions such as SESUB and aEASI. The EmPower project was an international consortium developing embedded power semiconductors for the drive electronics in electric vehicle applications in a module that enabled heat removal on both sides over the shortest possible heat conduction paths.
Page 1 of 3
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
07/18/2025 | Nolan Johnson, I-Connect007It may be the middle of the summer, but the news doesn’t quit, and there’s plenty to talk about this week, whether you’re talking technical or on a global scale. When I have to choose six items instead of my regular five, you know it’s good. I start by highlighting my interview with Martyn Gaudion on his latest book, share some concerning tariff news, follow that up with some promising (and not-so-promising) investments, and feature a paper from last January’s inaugural Pan-European Design Conference.
Elephantech Launches World’s Smallest-Class Copper Nanofiller
07/17/2025 | ElephantechJapanese deep-tech startup Elephantech has launched its cutting-edge 15 nm class copper nanofiller – the smallest class available globally. This breakthrough makes Elephantech one of the first companies in the world to provide such advanced material for commercial use.
Copper Price Surge Raises Alarms for Electronics
07/15/2025 | Global Electronics Association Advocacy and Government Relations TeamThe copper market is experiencing major turbulence in the wake of U.S. President Donald Trump’s announcement of a 50% tariff on imported copper effective Aug. 1. Recent news reports, including from the New York Times, sent U.S. copper futures soaring to record highs, climbing nearly 13% in a single day as manufacturers braced for supply shocks and surging costs.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
07/11/2025 | Andy Shaughnessy, Design007 MagazineThis week, we have quite a variety of news items and articles for you. News continues to stream out of Washington, D.C., with tariffs rearing their controversial head again. Because these tariffs are targeted at overseas copper manufacturers, this news has a direct effect on our industry.I-Connect007 Editor’s Choice: Five Must-Reads for the Week
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.