Target Condition: Are Autorouters Friend or Foe?
Fresh PCB Concepts: Assembly Challenges with Micro Components and Standard Solder Mask Practices
Elementary Mr. Watson: Retro Routers vs. Modern Boards—The Silent Struggle on Your Screen
EM Modeling: The Impact of Copper Ground Pour on Loss and Impedance
May 2, 2019 | Chang Fei Yee, Keysight TechnologiesEstimated reading time: 1 minute
This article briefly introduces the general purposes of copper ground pour on printed circuit boards. Subsequently, the impact of copper ground pour on PCB channel loss in terms of insertion loss and impedance in terms of time domain reflectometry (TDR) is studied with electromagnetic modeling using Mentor HyperLynx.
Introduction
Copper ground pours are created by filling open, unpopulated, or unrouted areas on outer layers of the PCB with copper. Subsequently, copper fill is hooked up to ground planes on inner layers with stitching vias as depicted in Figure 1. Copper ground pours on outer layers provide extra shielding against electromagnetic radiation by signals on inner layers. Besides that, copper pour also serves as a heat sink for the voltage regulator module on PCBs. In terms of manufacturability, copper pour reduces the possibility of PCB warpage during reflow by balancing the amount of copper on each side of the PCB.
However, copper ground pour comes with some disadvantages, as there is a change in impedance of PCB trace adjacent to ground pour (i.e., impedance decreases when copper pour becomes closer to the PCB trace). As a result, the impedance mismatch contributes additional PCB loss to the transmission line at a high-frequency range.
Analysis and Results
To study the impact of copper pour on PCB channel loss in terms of insertion loss and impedance in terms of TDR, five models of 1” single-ended microstrip listed in Table 1 were created. The simulation topology is shown in Figure 2. For model 1A, a microstrip trace 5 mils wide and 1 oz. thick is laid out 2.65 mils above the reference plane insulated by low-loss dielectric substrate material. This trace is sandwiched between two ground traces on the same outer layer. The spacing between each adjacent ground trace and the signal trace is 1x the signal trace width. Meanwhile, the spacing between each ground and signal trace is set as 2x, 4x, 6x, and 8x for model 1B, 1C, 1D and 1E, respectively.
To read this entire article, which appeared in the April 2019 issue of Design007 Magazine, click here.
Share on:
Suggested Items
The Evolution of Picosecond Laser Drilling
06/19/2025 | Marcy LaRont, PCB007 MagazineIs it hard to imagine a single laser pulse reduced not only from nanoseconds to picoseconds in its pulse duration, but even to femtoseconds? Well, buckle up because it seems we are there. In this interview, Dr. Stefan Rung, technical director of laser machines at Schmoll Maschinen GmbH, traces the technology trajectory of the laser drill from the CO2 laser to cutting-edge picosecond and hybrid laser drilling systems, highlighting the benefits and limitations of each method, and demonstrating how laser innovations are shaping the future of PCB fabrication.
Day 2: More Cutting-edge Insights at the EIPC Summer Conference
06/18/2025 | Pete Starkey, I-Connect007The European Institute for the PCB Community (EIPC) summer conference took place this year in Edinburgh, Scotland, June 3-4. This is the third of three articles on the conference. The other two cover Day 1’s sessions and the opening keynote speech. Below is a recap of the second day’s sessions.
Day 1: Cutting Edge Insights at the EIPC Summer Conference
06/17/2025 | Pete Starkey, I-Connect007The European Institute for the PCB Community (EIPC) Summer Conference took place this year in Edinburgh, Scotland, June 3-4. This is the second of three articles on the conference. The other two cover the keynote speeches and Day 2 of the technical conference. Below is a recap of the first day’s sessions.
Preventing Surface Prep Defects and Ensuring Reliability
06/10/2025 | Marcy LaRont, PCB007 MagazineIn printed circuit board (PCB) fabrication, surface preparation is a critical process that ensures strong adhesion, reliable plating, and long-term product performance. Without proper surface treatment, manufacturers may encounter defects such as delamination, poor solder mask adhesion, and plating failures. This article examines key surface preparation techniques, common defects resulting from improper processes, and real-world case studies that illustrate best practices.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.