-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
A Design Economics Horror Story
May 7, 2020 | Rick Hartley, RHartley EnterprisesEstimated reading time: 3 minutes
Editor’s note: During a recent conversation with Rick Hartley, he shared one of his favorite PCB design horror stories. This is a cautionary tale about what can happen when design teams place too much faith in app notes and do not follow cost-aware design techniques. Enjoy!
When I first went to work at a company in 2003, I was asked to look at a circuit board that was not working properly; the few they did get to work had major EMI problems. I discovered they had placed the parts badly so that routing the memory lines to be even close to a similar length was going to be nearly impossible.
The engineer who did the schematic looked at the app note for the particular memory that was used with this processor, which stated, “Route all the memory lines within the same length of one another at ±50 mils.” The engineer thought, “50 is good, and 25 is even better,” so he put a note on this schematic that the memory lines should all be the same length at ±25 mils. What’s really interesting is that engineers often don’t understand that inner and outer layers propagate at different rates. If you make all the lines the same length, they don’t have the same propagation time, and they don’t match anyway.
Then, they farmed out the layout. And the people who did the layout—because of the poor positioning of components—couldn’t get all the lines routed anywhere close to the same length without a ton of tromboning or serpentining of the memory lines. They ended up with 14 routing layers, and the only way they could get it to the thickness required was to make it an 18-layer board. They had an 18-layer board with only four plane layers and 14 routing layers. Anybody who knows anything about design is already thinking, “How could this possibly work?”
It all happened because of this overabundance of length-matching. To make matters worse, they had to have 65 ohms impedance on some of the lines because there was a PCI bus on the board. In order to get the dielectric constant—with these very thin dielectrics— low enough to hit the target impedance, they had to go to Rogers 4000 series material (at 6 to 8 times the cost of FR-4). The bare boards were seven by nine inches, and they were going to cost an estimated $235 each in quantities of 1,000 at a time. Again, most of the boards didn’t work, and the few that did work failed EMI testing and were expensive.
I looked at the board and realized what the problem was. I asked the engineer why he put that note on the schematic. And he said, “It was in the app note. I figured they knew what they were talking about.” I asked, “Did you do a timing analysis?” He replied, “You know what management around here is like. We never have time for things like that.” I said, “Do you have time now to do a timing analysis?”
The engineer came back to me a day later and said, “By my calculation, we have about ±200–300 picoseconds of available skew.” I asked him, “Do you know how much that is in terms of length? It’s somewhere between two and three inches. Let’s even call it an inch. That means you could have made all these memory lines the same length ± 1inch, and they would have all worked.”
He exclaimed, “Bull. I don’t believe it.” I said, “Well, we are going to prove it to you!” We stripped away the routes, repositioned the components to make things route properly, routed the board with no line matching at all, and checked them when we were done, and they were all within an inch of the same length. We did no serpentining at all. We made a 10-layer board out of it instead of an 18-layer board with six routing layers and four plane layers.
It worked perfectly. It passed EMI testing, and the price dropped to $34 per board from $235 per board. That’s what happens when people blindly follow app notes.
Close-up of the original 18-layer board showing an abundance of tromboning.
This article originally appeared in the April 2020 issue of Design007 Magazine.
Suggested Items
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.