-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Book Excerpt: Power Integrity by Example
June 10, 2020 | I-Connect007 Editorial TeamEstimated reading time: 2 minutes
The following is an excerpt from The Printed Circuit Designer's Guide to... Power Integrity by Example, written by Fadi Deek of Mentor, a Siemens Business. In this free eBook, Deek addresses problematic issues within electronic transmissions, and presents a variety of simulations and analyses in every chapter.
In our first book, The Printed Circuit Designer's Guide to... Signal Integrity by Example, we discussed some of the important signal integrity issues that a signal might face as it propagates from transmitter to receiver. In this sequel, we discuss the power integrity of the power distribution network, or PDN. One of the main requirements of a PDN, as defined by the IEEE EMC symposium, is to provide a low-impedance reference path to signals. A high impedance of a PDN yields inadequate current delivery to the receiver. Thus, this can be a root cause for signal integrity issues, such as:
• Voltage ripples
• Jitter/timing violations and false switching
• Bit errors
• Noise propagation throughout the board
In reality, a PDN is the path or interconnect from the voltage regulator model, or VRM (source of power supply), to the integrated circuits, or ICs (active devices), that consists of boards and packages with planes, routed traces, and decoupling capacitors. The scope of this book focuses on controlling the impedance of the PDN at the PCB level.
Though there are a few general design guidelines that will help to achieve a low impedance, those guidelines can rarely be followed in their entirety. This is why it’s so important to understand how the components of a PDN affect the impedance profile.
This book starts with an analysis of one of the main components of the PDN—the cavity. The impedance profile of the cavity is examined in the frequency domain in the form of Z-parameters. Series and parallel resonance occurrences are discussed and formulas are given to calculate their location.
Next, elements of the cavity, such as the VRM decoupling capacitors and stitching vias, are added one at a time to understand their influence on the impedance of the cavity. An important conclusion is made about how to make the cavity as transparent as possible for signals’ return paths. This step-by-step explanation provides the engineer with a firm understanding of what to expect when adding any of those elements. Having such a priori knowledge helps to efficiently design the PDN.
The final two chapters discuss the heavily-overlooked issue of coupling between signal vias passing through the cavity. At the high data rates of today’s designs, it is very easy to excite high-frequency resonant modes that are intrinsic to the geometry of a cavity. A signal loses energy to such high-frequency modes and can fall victim to coupling to them. Equipped with an understanding of this phenomenon, methods for suppressing such noise are provided.
In addition to this book, a detailed explanation of power integrity analysis can be found in the book Principles of Power Integrity for PDN Design— Simplified: Robust and Cost Effective Design for High Speed Digital Products by Eric Bogatin and Larry Smith published by Prentice Hall in 2017.
To download your free copy of The Printed Circuit Designer’s Guide to…Power Integrity by Example, click here.
To visit the I-Connect007 library and check out the entire lineup of free eBooks, click here.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.