-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
A Library Management Cautionary Tale
February 12, 2021 | Steven V. Chavez, CID+Estimated reading time: 2 minutes
The library management of footprints, land patterns, or cells—however you refer to them in your ecosystem—is one of the most critical items in the foundation of any PCB or CCA design. When I was asked to write an article on this topic, so many thoughts and experiences instantly flooded my mind. After 30+ years of designing PCBs throughout the industry, I have my share of experiences and stories about footprints.
One particular experience stands out—a project that I consulted on several years ago. My friend Vino asked if I could support a project that he was about to kick off. I said sure, as I had worked with him many times before. We discussed the initial PCB layout details, and we noted the extremely tight, aggressive schedule he was up against.
As we were planning our attack, the topic of library part creation came up, as usual. But this time, Vino wanted to farm out the library efforts to a third-party company that was unknown to me. I voiced my concerns about using this resource, and the importance of library parts being accurate and correct. Vino assured me that we’d be okay because this company came with high recommendations from a trusted source. I trust Vino, so a few meetings later, everything was put into motion.
The design at hand was a small, complex backplane card targeted for the end-product to go to a data center customer. The PCB measured 8” x 3.” It had 14 layers, 0.062” thick, with about 1,000 parts, and eight cluster modules containing 2 x 2.5 Gbps per link on each of these modules. This is a high-speed digital design, with around 40 Gbps data rates and very fast edge rates. It also featured two additional daughter cards, two network switches and a backplane controller BGA consisting of several hundred pins. The team worked like crazy and hit all the initial targeted phase gates within the project schedule. After lots of analyses done on the design, including a final DFM check, the design went out for fabrication as scheduled, with no apparent issues. Happy ending! Or was it?
About four weeks later, I was at the office when Vino called my cellphone. I answered, expecting to hear some early success of initial testing of the assembly. But I knew something was wrong from the tone of his voice. “Steph, I need your help!”
My heartbeat quickened. Vino proceeded to tell me that upon powering up the CCA, it got extremely hot within a few seconds, especially the backplane controller BGA. He had already powered up two of the five CCAs we had built, and each had this similar issue. We scrambled, discussing possible issues that caused the overheating.
To read this entire article, which appeared in the February 2021 issue of Design007 Magazine, click here.
Suggested Items
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.