-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLearning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
The Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
HyperLynx: There’s an App for That
August 5, 2022 | I-Connect007 Editorial TeamEstimated reading time: 10 minutes

I recently spoke with Todd Westerhoff, product marketing manager for signal integrity software tools at Siemens. We discussed a new capability called HyperLynx Apps that offers a new take on traditional signal and power integrity analysis, and how that fits in with the Siemens plan to put SI and PI tools into the hands of more designers early in the design cycle.
Nolan Johnson: Todd, I understand there’s something new with HyperLynx.
Todd Westerhoff: That’s right. With HyperLynx our focus has always been about making signal and power integrity analysis accessible to a wider audience. Most SI/PI analysis today is performed by experts—people who do that analysis as their primary job. But there just aren’t enough SI/PI experts available to meet demand, and the problem is getting worse. We think it’s time to start looking at the problem differently.
I read a study from Semiconductor Engineering stating that the primary staffing problem electronics companies have is electrical engineers—they just can’t find enough of them, and it’s impacting project schedules. That study was pre-COVID, before the current exodus of experienced talent, and they were referring to general EEs, not SI/PI experts, who are much rarer. We recently searched LinkedIn for jobs relating to signal integrity and found over 2,000 jobs worldwide. Then we ran a more targeted search with just five companies with the acronym AMIGA—Apple, Microsoft, Intel, Google, and Amazon, and only in the United States. That focused search still listed 321 jobs.
That means it’s a great time to be a signal integrity expert, but it’s terrible time to try to hire one. We’ve been talking about the “expert crunch” and how it hasn’t been getting any better for a while now; we think it’s time to think about how we can approach analysis differently. This requires a new vision for how high-speed systems should be designed and verified.
Johnson: Do you all believe the high-speed system design methodology needs to change?
Westerhoff: Yes, because we need to change the way we look at the problem. Let’s take a broad perspective: The classic definition of “high-speed” relates a signal’s edge rate to the electrical delay of the net. It defines the point at which you must pay attention to how you lay out that net. Simply put, if you have to pay attention to how you route it, it’s “high-speed.”
The challenge is that by today’s standards, everything is high speed. Using modern devices and typical board materials, the longest a net can be before it runs into “high-speed” issues is about one-quarter inch, and basically everything is longer than that. That doesn’t necessarily mean designers have to simulate all those nets, but it does mean they need to pay attention to best practice techniques like matching impedance, receiver termination, crosstalk, etc. It’s not just DDR interfaces and serial channels that need to be treated as high-speed signals anymore; it’s every net on every board.
Most people would say, “Then use best practices and follow the manufacturer’s guidelines.” Which is fine as far as it goes, but in every design, there are probably a dozen design tradeoffs that require bending “the rules” and making a judgment call. You can’t follow the rules everywhere; it’s not practical.
But we have a chronic shortage of SI/PI experts, and it’s getting worse. Those experts are already tied up working on the hardest problems on the hardest boards. But if everything is high-speed and hard tradeoffs are common, that means the designers trying to make those tradeoffs are just making a judgment call and hoping for the best, with no analysis to back them up. The question becomes, “Can we provide tools that let a designer run basic (but useful) analyses by themselves, to increase their chance of success without bogging down the SI/PI experts?” That’s how we want to change the design process itself.
We’ve introduced a new capability in our 2.12 release called HyperLynx Apps. These are single-purpose tools that perform one analysis function, simply and automatically. They’re tools that a designer can use to compare design tradeoffs and decide which implementation is better, without requiring help from an SI/PI expert.
There are two types of HyperLynx apps. The first is a design app, which is meant to be run by a PCB designer or a hardware designer trying to make a layout decision. These apps run while you wait. You load the design, set the parameters, hit “run,” wait a few seconds, and a report pops up. Design apps are qualitative: You run the simulation with parameters that are representative of the design technology, but not device-specific. You’re not trying to qualify the design for fab-out; you’re trying to verify that the layout performs reasonably, and test changes to the layout to see if they make the design’s performance better or worse.
The second type of HyperLynx app is a regression app, which performs a complete post-route verification of a set of signals, including layout extraction, EM modeling, analysis, and post-processing. A regression app produces a report that compares the design’s behavior against an applicable standard, showing which signals passed, which signals failed, and by how much. We call them regression apps because they can be run overnight while PCB layout is still in progress, instead of waiting until layout is complete. We’re all understand software regression testing: test gets run automatically during software development to determine which functions work. We see regression apps as that same concept applied to standards-based PCB design. If I’m designing a PCIe-5 channel, the electrical requirements for that channel to be considered compliant with the spec are well-established, so why not verify the serial channels in a layout on a regular basis during layout to ensure the design remains on-track?
Both design and regression apps can be run by PCB and hardware designers, so they can discover and resolve problems much sooner than if they had to wait for an SI expert to run analysis for them. Typically, SI/PI analysis is only run once layout is complete—when it’s harder to make design changes. If problems can be discovered and corrected earlier in the design cycle, everybody wins: designers spend less time waiting for SI/PI experts, SI/PI experts spend less time solving basic problems for others, and the PCB gets to market sooner with better quality.
Johnson: Are HyperLynx Apps running inside the normal layout environment?
Westerhoff: We’re leveraging the integrations that already exist between multiple PCB tools and HyperLynx. Customers are already using HyperLynx with all the mainstream PCB layout tools, so it made sense to start with that.
Johnson: So, you’re plugged into the different PCB design flows to access the PCB database, but this is running as a standalone application? Which CAD tool is being used doesn’t matter?
Westerhoff: Correct. The apps run as a standalone application with their own GUI. The GUI itself is minimal, so the workflow is essentially: load the database, verify options, and press run.
Johnson: Can you give examples of what you called design apps?
Westerhoff: Good examples of a design app would be DC drop, loop inductance, and pulse response. Design apps are used to interactively analyze specific sections of a design for specific behaviors.
Page 1 of 2
Suggested Items
Real Time with... IPC APEX EXPO 2025: Maximizing Cost Savings in PCB Design With NCAB
04/02/2025 | Real Time with...IPC APEX EXPOKelly Dack and Lonnie Port discuss NCAB's role in the printed circuit board industry. With 30 years of experience, NCAB emphasizes the importance of customer involvement during the design process to achieve significant cost reductions.
IPC APEX EXPO 2025 Review: Shifting My Focus to the Show Floor
04/02/2025 | John Watson, CIDIPC APEX EXPO 2025 marked a significant milestone as it celebrated its 25th anniversary. (Personally, I don’t think it looked a day over 20.) If you didn’t attend this great event, why not? This was my 10th anniversary of attending, and it had a distinctly different feel. There was a celebratory atmosphere as both veterans, like myself, and first-time attendees, were drawn into a celebratory occasion marking the significant milestone of the 25th anniversary.
Molex Releases New Report on Strategies for Advancing Rugged, Reliable Connectivity in Modern Aerospace and Defense Applications
04/01/2025 | MolexMolex, a global electronics leader and connectivity innovator, has released a new report from AirBorn, a Molex company, which explores the unrelenting demands for constant, continuous connectivity to support the rigors of modern aerospace, defense and space-industry applications.
Electronic Design Automation Market to Reach $17.47 Billion by 2030, Growing at a CAGR of 10.7%
03/31/2025 | PRNewswireThe growth of the EDA market is driven by the increasing complexity of integrated circuit (IC) designs, rising adoption of connected devices, and growing demand for EDA solutions in the aerospace and defense sectors. Additionally, the increasing integration of AI and machine learning in chip design is further boosting market expansion.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
03/28/2025 | Andy Shaughnessy, I-Connect007I’ve spent my week recovering from a busy and interesting week in Anaheim for the 25th IPC APEX EXPO. I think back to my first APEX EXPO, and the changes since then are too numerous to count. I first attended in 2004, also in Anaheim, back when there was almost no design content in the conference or expo portions of the show. It was just a few years after the downturn, and attendees and exhibitors alike were skittish, almost afraid to show confidence in our industry. A few unemployed design friends handed out copies of their resumes. Travel budgets were still down, and the aisles weren’t exactly packed with traffic.