Target Condition: Are Autorouters Friend or Foe?
Fresh PCB Concepts: Assembly Challenges with Micro Components and Standard Solder Mask Practices
Elementary Mr. Watson: Retro Routers vs. Modern Boards—The Silent Struggle on Your Screen
TTM SJ Hosts IPC Designers Council Meeting
November 7, 2016 | IPCEstimated reading time: 1 minute
The Silicon Valley Chapter of the IPC Designers Council was treated to a very delicious tri-tip beef barbecue lunch on October 13 at TTM’s San Jose facility. About 20 PCB designers and support professionals gathered for this lunch-n-learn conference. General Manager Ed Peterson greeted the group for the two-hour meeting and provided all the attendees with a souvenir commuter mug, a useful item for those who spend a lot of time enduring the local traffic nightmare. Along with the tri-tip cooked to perfection on site, the menu included hot links, veggie burgers, beans, potato salad and rolls. The food was served with a smile by Lorena Munoz, Human Resources Manager, and Luz Martinez, Buyer.
Ed with Lorena and Luz at the smoker
After lunch was served Ed delivered a short “Sponsors Spotlight” which included a video featuring Katy Perry and a virtual tour of “This is How We Do It” at the San Jose plant. The room was rocking during the singing.
Julie Ellis, TTM field applications engineer, provided the feature presentation “Printed Circuit Board Cost Adders,” which covered a wide variety of ways to reduce the cost of printed circuit boards. Along with cost adders, the presentation included tips on DFM guidelines, increased technology and higher yields. Quite a few questions were asked and Julie answered them expertly.
That was followed by a brief Q&A session, and then Ed conducted a raffle. PCB designer Dave Cowl took home a 40" Samsung LCD HDTV. Yes, this was an awesome prize that kept the crowd in their seats until the end. A couple of eager designers were then treated to a plant tour. There were quite a few no-shows who really missed out on this outstanding meeting.
Ed Petersen and Julie Ellis of TTM greet the crowd
Ed presenting raffle winner Dave Cowl with a 40" HDTV
The Silicon Valley Chapter will be announcing its 2017 meeting schedule soon which will likely include visits to Cadence Design Systems, Mentor Graphics, NexLogic and Sanmina. This should be an exciting year. To join any chapter of the IPC Designers Council, visit http://dc.ipc.org. For more information about the Silicon Valley Chapter, send an e-mail to Bob McCreight at mailto:IPC-DC-SVC@outlook.com.
Share on:
Suggested Items
The Global Electronics Association Releases IPC-8911: First-Ever Conductive Yarn Standard for E-Textile Application
07/02/2025 | Global Electronics AssociationThe Global Electronics Association announces the release of IPC-8911, Requirements for Conductive Yarns for E-Textiles Applications. This first-of-its-kind global standard establishes a clear framework for classifying, designating, and qualifying conductive yarns—helping to address longstanding challenges in supply chain communication, product testing, and material selection within the growing e-textiles industry.
IPC-CFX, 2.0: How to Use the QPL Effectively
07/02/2025 | Chris Jorgensen, Global Electronics AssociationIn part one of this series, we discussed the new features in CFX Version 2.0 and their implications for improved inter-machine communication. But what about bringing this new functionality to the shop floor? The IPC-CFX-2591 QPL is a powerful technical resource for manufacturers seeking CFX-enabled equipment. The Qualified Product List (QPL) helps streamline equipment selection by listing models verified for CFX compliance through a robust third-party virtual qualification process.
The Knowledge Base: A Conference for Cleaning and Coating of Mission-critical Electronics
07/08/2025 | Mike Konrad -- Column: The Knowledge BaseIn electronics manufacturing, there’s a dangerous misconception that cleaning and coating are standalone options, that they operate in different lanes, and that one can compensate for the other. Let’s clear that up now. Cleaning and conformal coating are not separate decisions. They are two chapters in the same story—the story of reliability.
Advancing Aerospace Excellence: Emerald’s Medford Team Earns Space Addendum Certification
06/30/2025 | Emerald TechnologiesWe’re thrilled to announce a major achievement from our Medford, Oregon facility. Andy Abrigo has officially earned her credentials as a Certified IPC Trainer (CIT) under the IPC J-STD-001 Space Addendum, the leading industry standard for space and military-grade electronics manufacturing.
Magnalytix and Foresite to Host Technical Webinar on SIR Testing and Functional Reliability
06/26/2025 | MAGNALYTIXMagnalytix, in collaboration with Foresite Inc., is pleased to announce an upcoming one-hour Webinar Workshop titled “Comparing SIR IPC B-52 to Umpire 41 Functional & SIR Test Method.” This session will be held on July 24, 2025, and is open to professionals in electronics manufacturing, reliability engineering, and process development seeking insights into new testing standards for climatic reliability.