Global PCB Connections: A Field Engineer’s Perspective on the Top 10 Trends to Watch
Target Condition: Designing vs. Inventing
Dana on Data: The Missing AI-NPI Link
IPC Designers Council Orange Co. Chapter Holding Lunch ‘n’ Learn April 19
April 5, 2017 | Scott McCurdy, Freedom CAD ServicesEstimated reading time: 2 minutes
The Orange County Chapter of the IPC Designers Council is holding a Lunch ‘n’ Learn event on April 19 at JT Schmid’s Restaurant & Brewery in Anaheim. This meeting features two speakers and takes place from 11:30 am - 1:30 pm in the Regan Room at JT Schmid's.
The first speaker is Cuong Nguyen, Field Applications Engineering Manager with EDA Direct. His presentation is titled "High-Speed DDR4 Memory Design and Power Integrity Analysis: What designers need to know to achieve the best performance with DDR4."
DDR4 is an entirely new memory architecture with higher bandwidth, lower power consumption, and higher memory capacity. Incorporating DDR4 memory interfaces in today’s design poses many challenges for both the EE’s as well as the layout engineers. These high-speed interfaces require careful considerations in terms of optimizing the electrical signaling between sensitive components and to minimize the noise from high switching activities from the memory devices. Layout constraints must be carefully specified to ensure tight timing alignment for clock and strobe signals. In addition, the power distribution network (PDN) also became more fractured to support the many supplies required by current ASIC and FPGA devices. This, an insufficient decoupling for the supplies, can potentially create more noise, crosstalk, and increase the EMI in the system.
In this seminar, we will review the DDR4 architecture, routing topologies, signaling protocols, how it can be simulated on the PCB, and how to maximize PDN designs from a layout perspective. Based on the simulation results, optimizing trace routing, board stackup, component placements, connectors, terminations, and other tradeoffs can be implemented to maximize the performance of your design.
The second speaker is Ammar Abusham, Senior Applications Engineer with Mentor Graphics, presenting "Better PCB Design Using the Fabricator’s View: What designers need to know about DFM verification and its impact on your design." You are an experienced PCB designer using a good CAD flow. So why is it that what appears to be a good design to you and your layout tool always seems to raise a bunch of questions with your fabricator?
Well, the fabricator sees things differently than you. If you’re like most designers, you are very focused on designing a PCB to the electrical and form-factor specifications. And of course, you take pride in how clean your design looks. Your fabricator on the other hand, is mostly paying attention to those aspects of your design which affect yield, costs, and delivery. To avoid any unpleasant surprises in these areas, it might make sense to put yourself in your fabricator’s shoes for a moment and see some of the checking they will perform on your design data prior to committing it to fabrication. To do this, we’re going to step through a typical PCB fabrication process and identify where DFM issues are likely to show up and what the fabricator is looking for.
Reserve a spot on your calendar on Wednesday, April 19 from 11:30 am to 1:30 pm for this educational “Lunch ‘n Learn” meeting event.
Location
JT Schmid’s Restaurant & Brewery (in Regan’s Room)
2610 E. Katella Ave.
Anaheim, CA 92806
Google MAP to our meeting in Anaheim
Cost: $15 at the door to help cover the lunch cost. Please RSVP no later than noon on Tuesday, April 18.
To RSVP:
We look forward to seeing you!
Scott McCurdy, President, IPC Designers Council - Orange County chapter
Freedom CAD Services
cellphone: 714-425-3235
scott.mccurdy@freedomcad.com
www.ocipcdc.org
Share on:
Suggested Items
Electronic Design Automation Market to Reach $17.47 Billion by 2030, Growing at a CAGR of 10.7%
03/31/2025 | PRNewswireThe growth of the EDA market is driven by the increasing complexity of integrated circuit (IC) designs, rising adoption of connected devices, and growing demand for EDA solutions in the aerospace and defense sectors. Additionally, the increasing integration of AI and machine learning in chip design is further boosting market expansion.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
03/28/2025 | Andy Shaughnessy, I-Connect007I’ve spent my week recovering from a busy and interesting week in Anaheim for the 25th IPC APEX EXPO. I think back to my first APEX EXPO, and the changes since then are too numerous to count. I first attended in 2004, also in Anaheim, back when there was almost no design content in the conference or expo portions of the show. It was just a few years after the downturn, and attendees and exhibitors alike were skittish, almost afraid to show confidence in our industry. A few unemployed design friends handed out copies of their resumes. Travel budgets were still down, and the aisles weren’t exactly packed with traffic.
It’s Only Common Sense: 7 Tips to Focus on What Works
03/31/2025 | Dan Beaulieu -- Column: It's Only Common SenseIn business, there’s always the temptation to be all things to all people, whether it’s expanding product lines, chasing every lead, or trying to keep up with competitors. The fear of missing out can lead to spreading our time, resources, and energy too thin. However, success doesn’t come from doing everything; it comes from doing the right things well.
HARTING 3D-Circuits Leads 3D-MID Innovation: Transforming Consumer Electronics with Advanced Technology
03/27/2025 | PRNewswireThe consumer electronics industry is experiencing a remarkable transformation, propelled by rapid technological advancements and an increasing demand for compact, efficient, and multifunctional devices. Central to this evolution is 3D-MID (Three-Dimensional Mechatronic Integrated Devices) technology, which redefines design standards and drives innovation.
GlobalFoundries Certifies Ansys Lumerical Photonic Design Tools for GF Fotonix™ Platform
03/27/2025 | PRNewswireAnsys and GlobalFoundries collaborated to certify four Ansys photonic solvers, empowering engineers to simulate passive and active photonic components with high-fidelity in the GF Fotonix platform.