Fresh PCB Concepts: Key Considerations for Reliability, Performance, and Compliance in PCBs
Elementary Mr. Watson: Navigating RF—A Glide Path Approach to Design Success
Designers Notebook: Layer Stackup Planning for RF Circuit Boards
DesignCon Announces 2017 Awards for Best Papers
April 19, 2017 | PR NewswireEstimated reading time: 2 minutes
The 2017 DesignCon Best Paper Award winners have been selected through a two-step review process. First, the DesignCon Technical Program Committee, which is comprised of leading experts in the electronic design space, reviewed all papers for impact, relevance, quality, and originality. The first-round finalists were then judged based on attendee feedback, collected at DesignCon 2017, on the impact of their presentation.
"Congratulations to all finalists and winners of this year's Best Paper Awards. UBM is pleased to recognize these outstanding papers as the best of the excellent content that DesignCon offers its attendees," said Naomi Price, DesignCon Conference Content Director. "Each year, this awards program inspires engineers to strive to produce ground-breaking, top-tier content for the technical sessions at DesignCon."
Winning papers cover four categories of design: Chip-Level Design, Board/System-Level Design, Serial Link Design, and Power & RF Design. A list of the winners is below:
Chip-Level Design
Characterizing and Selecting the VRM, by Steve Sandler, Picotest
Board/System-Level Design
FastBER: A Novel Statistical Method for Arbitrary Transmitter Jitter, by Yunhui Chu, Alaeddin Aydiner, Kai Xiao, Beomtaek Lee, Oleg Mikulchenko, Adam Norman, Rob Friar, Charles Phares, Intel Corporation and Dan Oh, Samsung Electronics
Non-Destructive Analysis and EM Model Tuning of PCB Signal Traces using the Beatty Standard, by Heidi Barnes, Keysight Technologies; José Moreira and Manuel Walz, Advantest
RX IBIS-AMI Model Silicon Correlation Metrics and Model Development Methodology, by Masashi Shimanouchi, Hsinho Wu and Mike Peng Li, Intel Corporation
Serial Link Design
Exploring Efficient Variability-Aware Analysis Method for High-Speed Digital Link Design Using PCE, by Jan B. Preibisch, Torsten Reuschel, Katharina Scharff and Christian Schuster Technische Universität Hamburg-Harburg; Jayaprakash Balachandran and Bidyut Sen, Cisco Systems Inc.
Investigation of Mueller-Muller CDR Algorithms in PAM4 High speed Serial Links, by Yuhan Yao, Xun Zhang, Dawei Huang, Jianghui Su, Muthukumar Vairavan, and Chai Palusa, Oracle Corporation
PCIe Gen4 Standards Margin Assisted Outer Layer Equalization for Cross Lane Optimization in a 16GT/s PCIe Link, by Mohammad S. Mobin, BHaitao Xia, Aravind Nayak, Gene Saghi, Christopher Abel, Lane Smith and Jun Yao, Broadcom Ltd.
Power & RF Design
Cost-effective PCB Material Characterization for High-volume Production Monitoring, by Yongjin Choi, Christopher Cheng, Yasin Damgaci, Nagaraj Godishala, Hewlett-Packard Enterprise and Yuriy Shlepnev, Simberian
Overview and Comparison of Power Converter Stability Metrics by Joseph 'Abe' Hartman, Alejandro 'Alex' Miranda, Kavitha Narayandass, Alexander Nosovitski, and Istvan Novak, Oracle
RFI and Receiver Sensitivity Analysis in Mobile Electronic Devices, by Antonio Ciccomancini Scogna, Hwanwoo Shim, Jiheon Yu, Chang-Yong Oh, Seyoon Cheon, NamSeok Oh and Dong Sub Kim, Samsung Electronics Mobile Division, HE Group
Click Here to view the entire list of recipients, including individual researchers.
DesignCon 2018 Call for Papers
DesignCon returns to the Santa Clara Convention Center on January 30-February 1, 2018. Call for Papers will begin in mid-May with submissions due by the mid-July, 2017 deadline. To stay updated on next year's event, visit: designcon.com
About DesignCon
DesignCon is the world's premier conference for chip, board and systems design engineers in the high-speed communications and semiconductor communities. DesignCon, created by engineers for engineers, takes place annually in Silicon Valley and remains the largest gathering of chip, board and systems designers in the country. This three-day technical conference and expo combines technical paper sessions, tutorials, industry panels, product demos and exhibits from the industry's leading experts and solutions providers. More information is available at designcon.com/santaclara.
Share on:
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/09/2025 | Andy Shaughnessy, Design007 MagazineTrade show season is wrapping up as we head into summer. Where has the time gone? I hope you all get the chance to take a vacation this year, because I know you’ve earned one. Speaking of which, when was my last vacay? If I can’t remember, it’s probably time for one. It’s been a busy week in electronics, with fallout from the back-and-forth on tariffs taking up most of the oxygen in the room. We have quite an assortment of articles and columns for you in this installment of Must-Reads. See you next time.
Imec Coordinates EU Chips Design Platform
05/09/2025 | ImecA consortium of 12 European partners, coordinated by imec, has been selected in the framework of the European Chips Act to develop the EU Chips Design Platform.
New Issue of Design007 Magazine: Are Your Data Packages Less Than Ideal?
05/09/2025 | I-Connect007 Editorial TeamWhy is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal data package for your design.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.
Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems
05/08/2025 | Cadence Design SystemsAt its annual flagship user event, CadenceLIVE Silicon Valley 2025, Cadence announced a major expansion of its Cadence® Millennium™ Enterprise Platform with the introduction of the new Millennium M2000 Supercomputer featuring NVIDIA Blackwell systems, which delivers AI-accelerated simulation at unprecedented speed and scale across engineering and drug design workloads.