Trouble in Your Tank: Organic Addition Agents in Electrolytic Copper Plating
Marcy’s Musings: Can You Hear the Voices?
Facing the Future: Successfully Navigating the Uncertain Path Ahead
14th Electronic Circuits World Convention
June 20, 2017 | Happy HoldenEstimated reading time: 10 minutes
Henry Utsunomiya is noted for his innovative ideas. This presentation was about semiconductor packaging trends and consisted of four parts:
Background and Motivation—data quantity is increasing exponentially, from 12 zetabytes in 2016 to 40 zetabytes by 2025, system trends in performance increasing exponentially also, while Moore’s Law is coming to an end. As wafer costs rise due to process complexity and yield. Only four companies can provide the most advanced technology: TSMC, Global Foundries, Intel and Samsung
Ending of CMOS—it is projected that semiconductor scaling will end by around 2020
More than Moore (heterogeneous integration)—process scaling will stop supporting diverse functionalities on a single die, instead for cost reasons, die will want to break into specialized components to maximize the value of new and existing process nodes. 3D and die stacking on interposers will generate the best prices for performance (Figure 15)
Summary—high performance will be wafer level packaging while lowest cost and size will be panel level packaging. The next generation of substrate technologies will be (Figure 16):
- Extensions of buildup substrates
- Thin film interposer plus buildup substrate
- Glass substrates
- Rough pitch silicon interposer
- Fine pitch silicon interposer
Figure 15: Next-generation substrate technology comparison. (Source: JPCA 2015 Roadmap and H. Utsunomiya.)
Figure 16: Substrate for mobile computing trends. (Source: Qualcomm, Mod by H. Utsunomiya.)
Closing
The closing was a solemn affair, with only about 20 of us left. Although the conference was well-planned, the unexpected Korean Peninsular tensions led many to leave the show early or avoid coming altogether. The WECC World Conference was officially closed and turned over to the next group to host the conference in 2020, Hong Kong PCA.
KPCA Show
The KPCA show had a good first-day attendance. But then the aisles thinned out over the next two days.
Figures 17 and 18 show an overview of the KPCA Exhibition.
Figures 17 and 18: KPCA exhibition held in conjunction with ECWC14.
Page 5 of 6
Share on:
Suggested Items
Elephantech: For a Greener Tomorrow
04/16/2025 | Marcy LaRont, PCB007 MagazineNobuhiko Okamoto is the global sales and marketing manager for Elephantech Inc., a Japanese startup with a vision to make electronics more sustainable. The company is developing a metal inkjet technology that can print directly on the substrate and then give it a copper thickness by plating. In this interview, he discusses this novel technology's environmental advantages, as well as its potential benefits for the PCB manufacturing and semiconductor packaging segments.
Trouble in Your Tank: Organic Addition Agents in Electrolytic Copper Plating
04/15/2025 | Michael Carano -- Column: Trouble in Your TankThere are numerous factors at play in the science of electroplating or, as most often called, electrolytic plating. One critical element is the use of organic addition agents and their role in copper plating. The function and use of these chemical compounds will be explored in more detail.
IDTechEx Highlights Recyclable Materials for PCBs
04/10/2025 | IDTechExConventional printed circuit board (PCB) manufacturing is wasteful, harmful to the environment and energy intensive. This can be mitigated by the implementation of new recyclable materials and technologies, which have the potential to revolutionize electronics manufacturing.
Connect the Dots: Stop Killing Your Yield—The Hidden Cost of Design Oversights
04/03/2025 | Matt Stevenson -- Column: Connect the DotsI’ve been in this industry long enough to recognize red flags in PCB designs. When designers send over PCBs that look great on the computer screen but have hidden flaws, it can lead to manufacturing problems. I have seen this happen too often: manufacturing delays, yield losses, and designers asking, “Why didn’t anyone tell me sooner?” Here’s the thing: Minor design improvements can greatly impact manufacturing yield, and design oversights can lead to expensive bottlenecks. Here’s how to find the hidden flaws in a design and avoid disaster.
Real Time with... IPC APEX EXPO 2025: Tariffs and Supply Chains in U.S. Electronics Manufacturing
04/01/2025 | Real Time with...IPC APEX EXPOChris Mitchell, VP of Global Government Relations for IPC, discusses IPC's concerns about tariffs on copper and their impact on U.S. electronics manufacturing. He emphasizes the complexity of supply chains and the need for policymakers to understand their effects.