Elementary, Mr. Watson: Rules of Thumb—Guidelines vs. Principles for PCB Design
Beyond Design: High-speed Rules of Thumb
Global PCB Connections: A Technical Overview of Long-flex Printed Circuit Boards
The Impact of HDI on PCB Power Distribution
December 27, 2017 | Craig Armenti, MentorEstimated reading time: 2 minutes
High-density interconnect (HDI) technology is often used to meet the requirements of today’s complex designs. Smaller component pitches, larger ASICs and FPGAs with more I/O, and higher frequencies with shrinking rise-times all require smaller PCB features, driving the need for HDI. Beyond some of the more obvious electrical effects of the microvias used on HDI designs, there is also an impact to the power integrity the PCB. This includes different effects of mounted inductances of decoupling capacitors, changes in plane performance due to reduction in perforation from chip pinouts, and the inherent plane-capacitance changes from using dielectrics of various thicknesses.
HDI Primer
HDI can be a confusing topic, especially for new engineers and designers, or those not well versed in the subject matter. Although this article is not intended to be an in-depth tutorial on HDI technology, a quick review of the key aspects is appropriate.
HDI is a technology that, through a combination of high density attributes, allows for a higher wiring density per unit area as compared to traditional PCB technology. In general, HDI PCBs contain one or more of the following: reduced trace width and spacing, microvias including blind and buried, and sequential lamination.
Current generation HDI designs are typically found in mobile phones, digital cameras, laptops and wearables to name just a few. Basically, whenever a product needs to be compact and/or lightweight, then HDI technology will most likely be applied. The benefits of HDI technology include:
- Reduced space requirement using smaller vias, reduced trace width and reduced trace spacing, all of which allow components to be placed in closer proximity
- Reduced layer count as a result of increased routing channels on internal layers
- Improved signal integrity due to shorter distance connections and lower power requirements
- Improved power integrity due to ground planes closer to the surface parts and improved distribution of capacitance
- Potential to lower fabrication and assembly costs by consolidating multiple PCB’s into a single PCB
When utilizing HDI technology, two basic HDI structures exist:
- Build-up or sequential build-up (SBU) structures
- Any-layer structures
A key aspect of HDI technology is the use of microvias. For reference, the IPC HDI Design Committee has identified microvias as any hole equal to or less than 150 microns. Multiple types of HDI stack-ups associated with blind and buried microvias can be used to meet the density and cost requirements for today’s products. Design teams should develop stack-ups in conjunction with the board fabricator to minimize cost and meet signal integrity requirements. There may also be additional requirements related to plating and specific materials. As a rule, the vendor will adjust all the stack-up variables as needed during their process to meet the end-product requirements.
To read this entire article, which appeared in the November 2017 issue of The PCB Design Magazine, click here.
Share on:
Suggested Items
SMTA Announces Program for 2025 Ultra High Density Interconnect (UHDI) Symposium
11/26/2024 | SMTAThe SMTA is excited to announce the technical program for the 2nd annual Ultra High Density Interconnect Symposium which takes place on January 23, 2025 in Peoria, Arizona, USA.
Hon Hai Research Institute, Yangming Jiaotong University Jointly Won the Future Technology Award
11/26/2024 | Hon Hai Technology GroupHon Hai Research Institute (HHRI), a subsidiary of Hon Hai Technology Group, the world’s largest technology manufacturing and service provider, joins hands with National Yang -Ming Chiao Tung University ( NYCU ) to break through space Computing Extreme stood out at the " 2024 Taiwan Innovation Technology Expo" and won the "Future Technology Award" for its innovative technology of "application of all-gallium arsenide super interface holography in structured light and stereoscopic vision".
Plasmatreat Expands its International Network and Opens a Subsidiary in Mexico
11/26/2024 | PlasmatreatOn-site sales, consulting, application engineering and service for local companies and global corporations based in Mexico: Plasmatreat GmbH has opened another branch in Querétaro, Mexico, to provide even better and more direct support to users and interested parties of atmospheric pressure plasma technology. Plasmatreat continues to expand its international network.
Biden-Harris Administration Announces CHIPS Incentives Awards with BAE Systems, Rocket Lab
11/25/2024 | U.S. Department of CommerceThe Biden-Harris Administration announced that the U.S. Department of Commerce has finalized two separate awards under the CHIPS Incentives Program’s Funding Opportunity for Commercial Fabrication Facilities. The Department awarded BAE Systems Electronic Systems, a business unit of BAE Systems, Inc., up to $35.5 million in direct funding, and awarded Rocket Lab, the parent company of space power provider SolAero Technologies Corp., up to $23.9 million in direct funding. The Department will disburse the funds based on the companies’ completion of project milestones.
Aeluma Secures NASA Contract to Advance Quantum Dot Photonic Integrated Circuits for Aerospace and AI Applications
11/25/2024 | ACCESSWIREAeluma, Inc., a semiconductor company specializing in high-performance, scalable technologies for mobile, automotive, AI, defense and aerospace, communication and quantum computing, announced it has been awarded a contract by NASA to develop quantum dot photonic integrated circuits (PICs) on silicon.