-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueDesigning Through the Noise
Our experts discuss the constantly evolving world of RF design, including the many tradeoffs, material considerations, and design tips and techniques that designers and design engineers need to know to succeed in this high-frequency realm.
Learning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
The Impact of HDI on PCB Power Distribution
December 27, 2017 | Craig Armenti, MentorEstimated reading time: 2 minutes

High-density interconnect (HDI) technology is often used to meet the requirements of today’s complex designs. Smaller component pitches, larger ASICs and FPGAs with more I/O, and higher frequencies with shrinking rise-times all require smaller PCB features, driving the need for HDI. Beyond some of the more obvious electrical effects of the microvias used on HDI designs, there is also an impact to the power integrity the PCB. This includes different effects of mounted inductances of decoupling capacitors, changes in plane performance due to reduction in perforation from chip pinouts, and the inherent plane-capacitance changes from using dielectrics of various thicknesses.
HDI Primer
HDI can be a confusing topic, especially for new engineers and designers, or those not well versed in the subject matter. Although this article is not intended to be an in-depth tutorial on HDI technology, a quick review of the key aspects is appropriate.
HDI is a technology that, through a combination of high density attributes, allows for a higher wiring density per unit area as compared to traditional PCB technology. In general, HDI PCBs contain one or more of the following: reduced trace width and spacing, microvias including blind and buried, and sequential lamination.
Current generation HDI designs are typically found in mobile phones, digital cameras, laptops and wearables to name just a few. Basically, whenever a product needs to be compact and/or lightweight, then HDI technology will most likely be applied. The benefits of HDI technology include:
- Reduced space requirement using smaller vias, reduced trace width and reduced trace spacing, all of which allow components to be placed in closer proximity
- Reduced layer count as a result of increased routing channels on internal layers
- Improved signal integrity due to shorter distance connections and lower power requirements
- Improved power integrity due to ground planes closer to the surface parts and improved distribution of capacitance
- Potential to lower fabrication and assembly costs by consolidating multiple PCB’s into a single PCB
When utilizing HDI technology, two basic HDI structures exist:
- Build-up or sequential build-up (SBU) structures
- Any-layer structures
A key aspect of HDI technology is the use of microvias. For reference, the IPC HDI Design Committee has identified microvias as any hole equal to or less than 150 microns. Multiple types of HDI stack-ups associated with blind and buried microvias can be used to meet the density and cost requirements for today’s products. Design teams should develop stack-ups in conjunction with the board fabricator to minimize cost and meet signal integrity requirements. There may also be additional requirements related to plating and specific materials. As a rule, the vendor will adjust all the stack-up variables as needed during their process to meet the end-product requirements.
To read this entire article, which appeared in the November 2017 issue of The PCB Design Magazine, click here.
Suggested Items
Kyocera Licenses Quadric’s Chimera GPNPU AI Processor IP
05/08/2025 | BUSINESS WIREQuadric announced that Kyocera Document Solutions Inc. (hereinafter: Kyocera) has licensed the Chimera™ general purpose neural processor (GPNPU) intellectual property (IP) core for use in next generation office automation system on-chip (SoC) designs.
Scanfil Boosts Investment in Electronics Manufacturing in the US
05/08/2025 | BUSINESS WIREScanfil is investing in a second electronics manufacturing line in Atlanta, Georgia, USA. The demand for manufacturing electronics in the USA has increased over the past two years and is expected to continue growing.
Cybord's Visual AI Solution to Be Integrated with Siemens' Opcenter MES
05/07/2025 | PRNewswireCybord, a leading provider of advanced visual-AI electronic component analytics, and Siemens Digital Industries Software have signed a new OEM agreement to integrate Cybord's cutting-edge AI technology with Siemens' Opcenter™ software for Manufacturing Execution Systems (MES).
SEL Announces 2025-2026 Scholarship Recipients
05/07/2025 | Schweitzer Engineering LaboratoriesSchweitzer Engineering Laboratories (SEL) is pleased to announce the latest recipients of the SEL Scholarship Program for the 2025-2026 academic year. This year, SEL has awarded 15 scholarships, each valued at $5,000, to exceptional students pursuing degrees in engineering and applied technology.
Baker Hughes' Waygate Unveils Nanotom HR for Advanced Inspection
05/06/2025 | Baker HughesWaygate Technologies, a Baker Hughes business and global leader in nondestructive testing (NDT) solutions for industrial inspection, unveiled its new extremely high-resolution computed tomography (CT) system, Phoenix Nanotom® HR (High Resolution) at the Control 2025 show in Stuttgart, Germany.