-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueRules of Thumb
This month, we delve into rules of thumb—which ones work, which ones should be avoided. Rules of thumb are everywhere, but there may be hundreds of rules of thumb for PCB design. How do we separate the wheat from the chaff, so to speak?
Partial HDI
Our expert contributors provide a complete, detailed view of partial HDI this month. Most experienced PCB designers can start using this approach right away, but you need to know these tips, tricks and techniques first.
Silicon to Systems: From Soup to Nuts
This month, we asked our expert contributors to weigh in on silicon to systems—what it means to PCB designers and design engineers, EDA companies, and the rest of the PCB supply chain... from soup to nuts.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Mentor’s HyperLynx Automates SERDES Channel Design
April 9, 2018 | Andy Shaughnessy, Design007 MagazineEstimated reading time: 2 minutes
Mentor recently released the newest version of its HyperLynx signal integrity software. This version may be the first SI tool in the industry to fully automate SERDES design channel validation. I spoke recently with Chuck Ferry, product marketing manager with Mentor, about the new HyperLynx and some of the new serial link design capabilities that customers have been demanding.
Andy Shaughnessy: Some of the newer HyperLynx capabilities are focused on the users’ SERDES design challenges. Part of the problem with SERDES seems to be that the standards for SERDES have been playing catch-up for a while, according to quite a few design engineers. What do you see going on in the SERDES standards space?
Chuck Ferry: SERDES-related standards have been evolving very quickly. The number of protocols for high-speed serial data has increased drastically in the last few years. Often with each new generation of protocol, the data rates are doubling. Some of the challenges hardware designers face with the recent protocols are related to differences in the types of analysis that are required and the results they must understand to properly determine if a interface will pass or fail the requirements for that given protocol. For example, the new standards rely on new metrics such as channel operating margin (COM) to determine the pass or fail criteria of the interconnect.
Shaughnessy: What does it take to validate high-speed serial interface from chip-to-chip in a large system? It seems that it would be a real issue with a data center or cellular base station.
Ferry: To validate a high-speed serial link end-to-end per modern protocol every aspect of the signal interconnect between the chips must be modeled accurately including the IC packages, trace interconnect, as well as the characteristics of the drivers and receivers, including complex equalization schemes and optimization capabilities associated with those.
Shaughnessy: What questions are you hearing from hardware designers who are tackling these types of designs?
Ferry: The latest version of HyperLynx's new capabilities provides solutions to system-level designers with hard questions along these lines. They’re wondering, “Are my implementations possible with various physical constraints and selected board materials? What if I don't have models for my driver or don't know what driver will be, but I just know the standard that it needs to comply to? How can I quickly validate an interface with this specific protocol standard? How can I model this long interconnect channel with 3D features in a reasonable amount of time? How can I find problems in my channel design before it's actually full routed?”
To read this entire article, which appeared in the March 2018 issue of Design007 Magazine, click here.
Visit I-007eBooks to download your copies of Mentor's micro eBooks today:
The Printed Circuit Designer’s Guide to…Signal Integrity by Example
The Printed Circuit Designer’s Guide to…Power Integrity by Example
Suggested Items
PCB Layout Rules of Thumb for Consideration
11/25/2024 | Patrick Davis, Cadence Design SystemsJust because a “rule of thumb” is usually based on experience instead of precise facts doesn’t negate its value. For instance, when I told my kids that a good rule of thumb was not to back-talk to their mother, they discovered very quickly how accurate my advice was once they crossed that line. There are a lot of rules of thumb that we rely on daily, including those that apply to PCB design.
HPC Customer Engages Sondrel for High End Chip Design
11/25/2024 | SondrelSondrel, a leading provider of ultra-complex custom chips, has announced that it has started front end, RTL design and verification work on a high-performance computing (HPC) chip project for a major new customer.
Rules of Thumb for PCB Layout
11/21/2024 | Andy Shaughnessy, I-Connect007The dictionary defines a “rule of thumb” as “a broadly accurate guide or principle, based on experience or practice rather than theory.” Rules of thumb are often the foundation of a PCB designer’s thought process when tackling a layout. Ultimately, a product spec or design guideline will provide the detailed design guidance, but rules of thumb can help to provide the general guidance that will help to streamline the layout process and avoid design or manufacturing issues.
PCB Design Software Market Expected to Hit $9.2B by 2031
11/21/2024 | openPRThis report provides an overview of the PCB design software market, detailing key market drivers, challenges, technological advancements, regional dynamics, and future trends. With a projected compound annual growth rate (CAGR) of 13.4% from 2024 to 2031, the market is expected to grow from $3.9 billion in 2024 to $9.2 billion by 2031.
KYZEN to Spotlight KYZEN E5631, AQUANOX A4618 and Process Control at SMTA Silicon Valley Expo and Tech Forum
11/21/2024 | KYZEN'KYZEN, the global leader in innovative environmentally friendly cleaning chemistries, will exhibit at the SMTA Silicon Valley Expo & Tech Forum on Thursday, December 5, 2024 at the Fremont Marriott Silicon Valley in Fremont, CA.