-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueSignal Integrity
If you don’t have signal integrity problems now, you will eventually. This month, our expert contributors share a variety of SI techniques that can help designers avoid ground bounce, crosstalk, parasitic issues, and much more.
Proper Floor Planning
Floor planning decisions can make or break performance, manufacturability, and timelines. This month’s contributors weigh in with their best practices for proper floor planning and specific strategies to get it right.
Showing Some Constraint
A strong design constraint strategy carefully balances a wide range of electrical and manufacturing trade-offs. This month, we explore the key requirements, common challenges, and best practices behind building an effective constraint strategy.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
Achieving Minimal Crosstalk in Multi-board Interconnect
November 20, 2018 | Chang Fei Yee, Keysight TechnologiesEstimated reading time: 1 minute

This article discusses the impact of signal routing and return path or reference on crosstalk in multi-board interconnect. The investigation is performed with 3DEM simulation using Keysight EMPro. Subsequently, crosstalk in frequency and time domain are observed, along with surface current density on the return path.
Introduction
In an electronic system, the signal transmission exists in a closed-loop form. The forward current propagates from transmitter to receiver through the signal trace. On the other hand, for a single PCB, the return current travels backward from receiver to transmitter through the ground plane closest to the signal trace. Meanwhile, for multi-board interconnect (e.g., connectivity through flex or ribbon cable), the return current travels back to the transmitter through the ground or return wire, preferably as close as possible to the signal wire. The path of forward current and return current forms a loop inductance.
It is important to provide sufficient ground or return wire in multi-board interconnect. Otherwise, the return current might detour and propagate on a longer path that leads to the sharing of common return wire or path by different signals that poses high risk of interference or coupling among the signals due to higher mutual inductance. This interference results in signal crosstalk. This phenomenon is proven in the following section with 3DEM simulation.
Analyzing Crosstalk with 3DEM Modeling
To investigate the impact of signal routing and the return path on multi-board signal integrity, three test models of 3DEM were constructed using Keysight EMPro. In test case 1, two microstrip signal traces with 50 ohm characteristic impedance in single-ended mode on board “A” are connected to board “B” using flex cable. The signal traces on each board are 100 mils long, 1.2 mils thick and 5 mils wide. The solid ground plane exist 3 mils beneath the signals on each board. FR-4 is used as the PCB dielectric substrate.
To read this entire article, which appeared in the September 2018 issue of Design007 Magazine, click here.
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
06/06/2025 | Nolan Johnson, I-Connect007Maybe you’ve noticed that I’ve been taking to social media lately to about my five must-reads of the week. It’s just another way we’re sharing our curated content with you. I pay special attention to what’s happening in our industry, and I can help you know what’s most important to read about each week. Follow me (and I-Connect007) on LinkedIn to see these and other updates.
INEMI Interim Report: Interconnection Modeling and Simulation Results for Low-Temp Materials in First-Level Interconnect
05/30/2025 | iNEMIOne of the greatest challenges of integrating different types of silicon, memory, and other extended processing units (XPUs) in a single package is in attaching these various types of chips in a reliable way.
Siemens Leverages AI to Close Industry’s IC Verification Productivity Gap in New Questa One Smart Verification Solution
05/13/2025 | SiemensSiemens Digital Industries Software announced the Questa™ One smart verification software portfolio, combining connectivity, a data driven approach and scalability with AI to push the boundaries of the Integrated Circuit (IC) verification process and make engineering teams more productive.
Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems
05/08/2025 | Cadence Design SystemsAt its annual flagship user event, CadenceLIVE Silicon Valley 2025, Cadence announced a major expansion of its Cadence® Millennium™ Enterprise Platform with the introduction of the new Millennium M2000 Supercomputer featuring NVIDIA Blackwell systems, which delivers AI-accelerated simulation at unprecedented speed and scale across engineering and drug design workloads.
DARPA Selects Cerebras to Deliver Next Generation, Real-Time Compute Platform for Advanced Military and Commercial Applications
04/08/2025 | RanovusCerebras Systems, the pioneer in accelerating generative AI, has been awarded a new contract from the Defense Advanced Research Projects Agency (DARPA), for the development of a state-of-the-art high-performance computing system. The Cerebras system will combine the power of Cerebras’ wafer scale technology and Ranovus’ wafer scale co-packaged optics to deliver several orders of magnitude better compute performance at a fraction of the power draw.