-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueInner Layer Precision & Yields
In this issue, we examine the critical nature of building precisions into your inner layers and assessing their pass/fail status as early as possible. Whether it’s using automation to cut down on handling issues, identifying defects earlier, or replacing an old line...
Engineering Economics
The real cost to manufacture a PCB encompasses everything that goes into making the product: the materials and other value-added supplies, machine and personnel costs, and most importantly, your quality. A hard look at real costs seems wholly appropriate.
Alternate Metallization Processes
Traditional electroless copper and electroless copper immersion gold have been primary PCB plating methods for decades. But alternative plating metals and processes have been introduced over the past few years as miniaturization and advanced packaging continue to develop.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
Estimated reading time: 1 minute
Designers Notebook: Embedding Components, Part 7—Semiconductor Placement and Termination Methodologies
Progress in developing high-density embedded-component substrate capability has accelerated through the cooperation and joint development programs between many government and industry organizations and technical universities. In addition to these joint development programs, several independent laboratories and package assembly service providers have developed a number of proprietary processes for embedding the uncased semiconductor elements.
Developers have found that embedding the semiconductors on an inner layer of the PCB or package substrate directly in line with active and passive components mounted on the outer surface ensures that the conductor interface between related components will be minimized.
There are a number of methods used for interconnecting uncased semiconductor components. Semiconductor elements can be mounted onto the core substrate in the faceup orientation or facedown. When placing the die with the active surface of the die facing up, termination will likely adopt copper-plated microvia methodology. Meanwhile, facedown placement will enable the direct interface to land patterns provided on the designated layer of the circuit structure
As noted in Part 6 of this series, the semiconductor fabrication process initially furnishes the die with aluminum bond pads on its perimeter for the traditional wire-bond interface process.
Faceup Semiconductor Termination
Both gold wire-bond and ribbon-bond processes may be applied for completing the die-to-substrate interface. In preparation for this process, a cavity is provided in the substrate (typical of that described in Part 4) to provide clearance for both the die attach and terminal interface. The faceup attachment method traditionally adopts an adhesive material (liquid epoxy or film) for initially attaching the die to the substrate’s surface. Termination lands are positioned on the upper layer of the cavity in line with the wire-bond termination sites on the die element.
To read this entire column, which appeared in the January issue of Design007 Magazine, click here.
More Columns from Designer's Notebook
Designers Notebook: Implementing HDI and UHDI Circuit Board TechnologyDesigner's Notebook: Heterogeneous Integration and High-density SiP Technologies
Designers Notebook: PCB Design and IPC-CFX for Assembly Automation
Designer’s Notebook: What Designers Need to Know About Manufacturing, Part 2
Designers Notebook: What Designers Need to Know About Manufacturing, Part 1
Designer’s Notebook: DFM Principles for Flexible Circuits
Designers Notebook: PCB Designers Guide to Heterogeneous Chiplet Packaging
Designer's Notebook: PCB Design for Bare Board Testing