-
-
News
News Highlights
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLearning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
The Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Cadence Webinar: Preventing EMC Problems in IC Package and PCB Designs
March 8, 2019 | Cadence Design Systems, Inc.Estimated reading time: Less than a minute
EMC compliance is required by all commercial electronic devices to ensure safety, compatibility, and reliable operation.
Cadence Sigrity technology provides fast and accurate design analysis and performance verification without the need of a physical prototype—giving you powerful early issue detection and streamlined resolution.
Join Cadence Education Services and signal integrity/power integrity (SI/PI) expert Srdjan Djordjevic on March 14, 2019, 16:00 CET, for a free one-hour live webinar to find out what SI/PI analysis tools can do for you.
The webinar will show you how to include EMC simulations and analysis early in the design stage to help avoid costly redesigns. The demo utilizes the Sigrity PowerSIand OptimizePI (frequency domain) tools to show how SI/PI analysis supports EMC analysis and uses post-processing steps to identify radiated emissions.
Cadence Sigrity technology supports all layout systems (Mentor, Zuken, Altium, Cadence Allegro, Cadence SiP, Cadence Allegro Package Designer, and others)—giving you maximum flexibility with optimal compatibility.
Suggested Items
Intel Appoints Lip-Bu Tan as Chief Executive Officer
03/13/2025 | Intel CorporationIntel Corporation announced that its board of directors has appointed Lip-Bu Tan, an accomplished technology leader with deep semiconductor industry experience, as chief executive officer, effective March 18.
TSMC and MediaTek Collaboration Paves the Way for Next-gen Wireless Connectivity
03/13/2025 | TSMCMediaTek and TSMC announced that they have jointly demonstrated the first silicon-proven power management unit (PMU) and integrated power amplifier (iPA) on TSMC’s N6RF+ process.
Hon Hai Research Institute Launches Traditional Chinese LLM With Reasoning Capabilities
03/13/2025 | PRNewswireHon Hai Research Institute announced today the launch of the first Traditional Chinese Large Language Model (LLM), setting another milestone in the development of Taiwan's AI technology with a more efficient and lower-cost model training method completed in just four weeks.
indie Semiconductor and GlobalFoundries Announce Strategic Collaboration to Accelerate Automotive Radar Adoption
03/12/2025 | GlobalFoundriesindie Semiconductor, an automotive solutions innovator, has announced a strategic collaboration with GlobalFoundries (Nasdaq: GFS) (GF) to develop its portfolio of high-performance radar systems-on-chip (SoC).
atg Luther Maelzer to Showcase Latest Generation Large Format Flying Probe Test Systems at IPC APEX EXPO 2025
03/11/2025 | atg Luther & Maelzeratg Luther Maelzer will showcase their latest technology, the A9L, at the upcoming IPC APEX EXPO. The A9L will be on display from March 18 – 20 at the Anaheim Convention Center in Booth 3934.