Beyond Design: Radiation and Interference Coupling
Elementary, Mr. Watson: Design Data Packages—Circle of Concern or Circle of Influence?
Fresh PCB Concepts: The Power of a Lunch & Learn for PCB Professionals
The Impact of Inductance on Impedance of Decoupling Capacitors
August 8, 2019 | Chang Fei Yee, Keysight TechnologiesEstimated reading time: 1 minute
This article discusses the impact of interconnection inductance on the impedance of the decoupling capacitor, which influences the power integrity of the PCB. The investigation is performed with 3DEM simulation by varying the trace length and height of stitching vias that connect the decoupling capacitor across the power rail and ground.
On a PCB, a power distribution network (PDN) with low impedance across the wideband is required to transfer power with low switching noise and high stability from the supply to the digital and analog ICs. Each decoupling capacitor—together with its interconnection inductance—are the major factors that contribute to the impedance of the PDN on a PCB. As shown in the cross-sectional view of the PCB depicted in Figure 1, interconnection inductance is formed by the traces and stitching vias hooking up the decoupling capacitor across the power rail and ground (e.g., Loop 1, Loop 2, and Loop 3). This parasitic inductance is directly proportional to the stitching via height and trace length, as governed by Equations 1 and 2, respectively.
Furthermore, referring to the directly proportional relationship between impedance and interconnection inductance in Equations 3 and 4, it is crucial to keep the interconnection inductance low to minimize the impedance of the PDN, which is achievable by reducing trace length and stitching via height.
To read this entire article, which appeared in the July 2019 issue of Design007 Magazine, click here.
Share on:
Suggested Items
Siemens Leverages AI to Close Industry’s IC Verification Productivity Gap in New Questa One Smart Verification Solution
05/13/2025 | SiemensSiemens Digital Industries Software announced the Questa™ One smart verification software portfolio, combining connectivity, a data driven approach and scalability with AI to push the boundaries of the Integrated Circuit (IC) verification process and make engineering teams more productive.
Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems
05/08/2025 | Cadence Design SystemsAt its annual flagship user event, CadenceLIVE Silicon Valley 2025, Cadence announced a major expansion of its Cadence® Millennium™ Enterprise Platform with the introduction of the new Millennium M2000 Supercomputer featuring NVIDIA Blackwell systems, which delivers AI-accelerated simulation at unprecedented speed and scale across engineering and drug design workloads.
DARPA Selects Cerebras to Deliver Next Generation, Real-Time Compute Platform for Advanced Military and Commercial Applications
04/08/2025 | RanovusCerebras Systems, the pioneer in accelerating generative AI, has been awarded a new contract from the Defense Advanced Research Projects Agency (DARPA), for the development of a state-of-the-art high-performance computing system. The Cerebras system will combine the power of Cerebras’ wafer scale technology and Ranovus’ wafer scale co-packaged optics to deliver several orders of magnitude better compute performance at a fraction of the power draw.
Altair, JetZero Join Forces to Propel Aerospace Innovation
03/26/2025 | AltairAltair, a global leader in computational intelligence, and JetZero, a company dedicated to developing the world’s first commercial blended wing airplane, have joined forces to drive next-generation aerospace innovation.
RTX's Raytheon Receives Follow-on Contract from U.S. Army for Advanced Defense Analysis Solution
03/25/2025 | RTXRaytheon, an RTX business, has been awarded a follow-on contract from the U.S. Army Futures Command, Futures and Concepts Center to continue to utilize its Rapid Campaign Analysis and Demonstration Environment, or RCADE, modeling and simulation capability.