Elementary, Mr. Watson: Rules of Thumb—Guidelines vs. Principles for PCB Design
Beyond Design: High-speed Rules of Thumb
Global PCB Connections: A Technical Overview of Long-flex Printed Circuit Boards
The Impact of Inductance on Impedance of Decoupling Capacitors
August 8, 2019 | Chang Fei Yee, Keysight TechnologiesEstimated reading time: 1 minute
This article discusses the impact of interconnection inductance on the impedance of the decoupling capacitor, which influences the power integrity of the PCB. The investigation is performed with 3DEM simulation by varying the trace length and height of stitching vias that connect the decoupling capacitor across the power rail and ground.
On a PCB, a power distribution network (PDN) with low impedance across the wideband is required to transfer power with low switching noise and high stability from the supply to the digital and analog ICs. Each decoupling capacitor—together with its interconnection inductance—are the major factors that contribute to the impedance of the PDN on a PCB. As shown in the cross-sectional view of the PCB depicted in Figure 1, interconnection inductance is formed by the traces and stitching vias hooking up the decoupling capacitor across the power rail and ground (e.g., Loop 1, Loop 2, and Loop 3). This parasitic inductance is directly proportional to the stitching via height and trace length, as governed by Equations 1 and 2, respectively.
Furthermore, referring to the directly proportional relationship between impedance and interconnection inductance in Equations 3 and 4, it is crucial to keep the interconnection inductance low to minimize the impedance of the PDN, which is achievable by reducing trace length and stitching via height.
To read this entire article, which appeared in the July 2019 issue of Design007 Magazine, click here.
Share on:
Suggested Items
iNEMI HDI Socket Warpage Prediction and Characterization Webinar
11/15/2024 | iNEMIHigh-density interconnect (HDI) sockets, primarily designed for CPUs and GPUs, are shifting toward larger form factors as the number of interconnect pins increases.
Siemens Strengthens Leadership in Industrial Software and AI with Acquisition of Altair Engineering
10/31/2024 | SiemensSiemens has signed an agreement to acquire Altair Engineering Inc., a leading provider of software in the industrial simulation and analysis market.
Duality AI Contracts with NASA JPL for Phase II of DARPA RACER Program
09/13/2024 | BUSINESS WIREDuality AI, the company behind Falcon, a digital twin simulation platform, today announced an agreement with NASA’s Jet Propulsion Laboratory (NASA JPL) in Pasadena to continue its work on Defense Advanced Research Projects Agency’s (DARPA’s) Robotic Autonomy in Complex Environments with Resiliency program (RACER).
Electronic Design Automation Market Valuation is Poised to Reach $35.3 Billion By 2032
08/08/2024 | Globe NewswireThe global electronic design automation market is projected to hit the market valuation of US$35.3 billion by 2032 from $15.8 billion in 2023 and at a CAGR of 9.75% during the forecast period 2024–2032.
CACI Awarded $319 Million Task Order to Provide Intelligence Systems Expertise to the U.S. Army
08/05/2024 | CAC, Inc.CACI International Inc announced that it has been awarded a five-year task order valued at up to $319 million to provide intelligence systems expertise to the U.S. Army, Communications-Electronics Command (CECOM), Software Engineering Center (SEC), Electronic Warfare and Sensors Directorate (IEWSD), Army Reprogramming Analysis Team-Program Office (ARAT-PO).