Elementary Mr. Watson: Routing Hunger Games—May the Traces Be Ever in Your Favor
Target Condition: Floor Planning Without a Floor
Happy’s Tech Talk #42: Applying Density Equations to UHDI Design
DVCon U.S. 2020 Advance Program Available & Early Registration Open
December 5, 2019 | GlobeNewswireEstimated reading time: 3 minutes
The 2020 Design and Verification Conference and Exhibition (DVCon) U.S. advance program is now available online and registration is open. DVCon U.S will be held March 2-5 at the DoubleTree Hotel in San Jose, California. Sponsored by Accellera Systems Initiative, DVCon U.S. is expected to attract over a thousand participants eager to learn about the latest in design and verification standards and solutions.
“Now in its 32nd year, DVCon U.S. has established itself as the must-attend industry and user-focused conference for practicing design and verification engineers, EDA developers and design managers, focusing on design and verification of electronic systems and integrated circuits,” stated Aparna Dey, DVCon U.S. 2020 General Chair. “We received over 160 outstanding submissions for papers, panels, tutorials, and short workshops from the best technical minds and organizations in the industry. Our focus on the users of Accellera standard EDA languages, tools, and methodologies continues to be a hallmark of DVCon. Attendees can expect to learn about both practical solutions to their pressing problems and preview the technologies that will affect them in the near future.”
The conference begins on Monday, March 2 with Accellera Day featuring a full morning tutorial focused on Portable Stimulus. There will be two Accellera-sponsored short workshops in the afternoon, one focused on SystemC case studies and the other on IP Security Assurance. Four additional vendor-sponsored short workshops will be conducted Monday afternoon. The Accellera sponsored luncheon on Monday will include the presentation of Accellera’s annual Technical Excellence Award. The DVCon Expo and reception will follow the afternoon short workshops and will begin at 5:00pm.
This year’s keynote, “Artificial Intelligence for Design Automation,” will be given by Dr. Anirudh Devgan, president of Cadence Design Systems, Inc. Dr. Devgan’s talk will review the latest trends in artificial intelligence and machine learning and their impact on the EDA industry. He will examine how deep learning will chart a path beyond current practices, moving toward intelligent system design for an AI-enabled future.
There will be two panel sessions on Wednesday, March 4. The first panel, “New Chip Designs Create Tidal Wave of Change,” will address the need for a more thorough verification methodology as complexity converges with open source initiatives such as RISC-V. The second panel, “Predicting the Verification Flow of the Future,” will focus on what’s straining today’s verification environment and what might be needed to support future applications. Both panels will provide thought-provoking perspectives for attendees to consider and offer attendees an opportunity to ask their own insightful questions.
Attendees can choose from a broad selection of 42 papers, four tutorials, approximately 23 posters and 10 short workshops over the course of the four-day technical conference and exhibition.
The Expo, held Monday from 5:00pm to 7:00pm and Tuesday and Wednesday from 2:30pm to 6:00pm, will give attendees plenty of opportunities to meet with peers and experts in the design and verification community.
For the complete DVCon U.S. 2020 schedule, including a list of tutorials, short workshops, panels, sponsored luncheons and events, visit the program agenda. To view the videos from the DVCon U.S. 2019 Accellera Day tutorials, visit http://www.accellera.org/resources/videos/.
Advance registration rates are available through January 27, 2020. For more information and to register, visit the registration page.
DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera SystemsInitiative, an independent, not-for-profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. In response to global interest, in addition to DVCon U.S., Accellera also sponsors events in China, Europe and India. For more information about Accellera, please visit www.accellera.org. For more information about DVCon U.S., please visit www.dvcon.org. Follow DVCon on Facebook https://www.facebook.com/DvCon or @dvcon_us on Twitter or to comment, please use #dvcon_us.
Share on:
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Mastering PCB Floor Planning
08/28/2025 | Stephen V. Chavez, Siemens EDAPlacement of PCB components is far more than just fitting components onto a board. It’s a strategic and critical foundational step, often called “floor planning,” that profoundly impacts the board’s performance, reliability, manufacturability, and cost. Floor planning ties into the solvability perspective, with performance and manufacturability being the other two competing perspectives for addressing and achieving success in PCB design.
Elementary Mr. Watson: Routing Hunger Games—May the Traces Be Ever in Your Favor
08/26/2025 | John Watson -- Column: Elementary, Mr. WatsonI’d like to share a harsh truth, and I say this as a friend: PCB designers are often their own worst enemy. It’s rarely the complexity of the circuit, the last-minute changes from mechanical, the limited enclosure space, or the ever-expanding list of design rules that send projects to the dust heap of failed boards. More often, it's our own decisions, made too quickly and narrowly, and with too little foresight, that sabotage an otherwise good design.
Target Condition: Floor Planning Without a Floor
08/27/2025 | Kelly Dack -- Column: Target ConditionBy a show of hands, how many PCB designers have been asked to start a layout without a board outline, keep-out zones, or even height constraints? How many have had to work within a specific enclosure before the schematic was finalized? If this sounds familiar, you're not alone. Starting a PCB layout without critical constraints is like hiring an interior designer to buy furniture and carpet for a house you haven’t even purchased yet, or, even worse, trying to fit four bedrooms' worth of furniture in a one-room cabin.
I-Connect007 Editor's Choice: Five Must-Reads for the Week
08/22/2025 | Andy Shaughnessy, I-Connect007In this week’s roundup, we have a variety of articles covering design, manufacturing, sustainability, and, of course, tariff negotiations. We have a milestone anniversary to celebrate as well, with Dan Beaulieu about to publish his 1,000th column. When does Dan even sleep? Here’s to hoping that we have 1,000 more weeks of "It’s Only Common Sense."
New Episode Drop: MKS’ ESI’s Role in Optimize the Interconnect
08/26/2025 | I-Connect007In this latest episode, Casey Kruger, director of product marketing at MKS’ ESI, joins On the Line With… host Nolan Johnson to share how CO₂ laser technology delivers faster, more accurate vias in a smaller, more energy-efficient footprint.