-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueRules of Thumb
This month, we delve into rules of thumb—which ones work, which ones should be avoided. Rules of thumb are everywhere, but there may be hundreds of rules of thumb for PCB design. How do we separate the wheat from the chaff, so to speak?
Partial HDI
Our expert contributors provide a complete, detailed view of partial HDI this month. Most experienced PCB designers can start using this approach right away, but you need to know these tips, tricks and techniques first.
Silicon to Systems: From Soup to Nuts
This month, we asked our expert contributors to weigh in on silicon to systems—what it means to PCB designers and design engineers, EDA companies, and the rest of the PCB supply chain... from soup to nuts.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
2020 EIPC Winter Conference, Day 2
March 10, 2020 | Pete Starkey, I-Connect007Estimated reading time: 9 minutes
Editor’s note: Read Pete’s recap of the 2020 EIPC Winter Conference, Day 1, here.
Rested and refreshed, delegates returned to the conference room for the second day of the 2020 EIPC Winter Conference in Blijdorp, Rotterdam, South Holland. The first session on new technologies and design was moderated by EIPC board member Martyn Gaudion from Polar Instruments. He was delighted to welcome back Dr. Despina Moschou, assistant professor at the University of Bath in the U.K., for her update on recent developments in the design and manufacturing of lab-on-PCB devices.
Dr. Moschou gave a brief introduction to the University of Bath—a centre for biosensors, bioelectronics, and biodevices, developing technologies to improve biomedical diagnosis, environmental monitoring, industrial bio-processes, and the understanding of biological functions. “Lab-on-chip technology is no longer science fiction; it’s actually happening!” She drew a parallel with the progress of the development from the old fashioned computer to present-day “system-on-a-chip” integrated circuits.
The lab-on-chip micro-total-analysis-system (?TAS) offered unique advantages in miniaturization, low reagent volumes, rapid analysis time for early detection, together with automation and portability. But economic manufacture of integrated smart microsystems on silicon relied on economies of scale, and there was no established commercial manufacturing technology. The lab-on-PCB approach had emerged as a very strong candidate, owing to its inherent upscaling potential: the PCB industry being well-established world-wide, with standardised fabrication facilities and processes.
Many material and process options were currently available commercially, and prototypes compatible with lab-on-chip dimensions and requirements had been demonstrated for various applications. Dr. Moschou showed many examples of lab-on-PCB devices and reviewed some of the challenges that had been encountered and overcome. The concept was truly cost-effective in mass production, and work was continuing on standardization and engagement.
Jean-Paul Birraux, sales and marketing manager for First EIE in Switzerland, discussed direct imaging, versatile automation, and data format management, remarking that First EIE had more than one thousand installations of imaging equipment worldwide. He referred to the acquisition of the company in 2015 by Inspec in Japan, commenting that the strong synergy and complementary product portfolio extended their range from imaging to include automatic optical and visual inspection, automation, and roll-to-roll technology.
Birraux went on to describe First EIE’s latest CFX-compliant direct imaging system, which could be configured in several configurations from a single stand-alone machine to a fully automatic line. They continued to use their proven mercury UV light source, which gave a full spectrum from 350–465-nanometre wavelength. The system was capable of accepting all data formats and resolving 20-micron features. A new glass-mask-imaging system had been developed, capable of resolving 15-micron features on large-format chrome masks for applications including LCD, TFT, OLED, and touch panel manufacturing.
Hans Fritz, owner of SAT Electronic in Germany, described a new innovation for PCB registration improvement developed by InPeKo and launched at productronica 2020: a multilayer ultrasonic welder. With videos, he demonstrated how two cameras detected layers and prevented incorrect layer build-up. Accuracy was better than 10 microns. There were four welding heads, and the actual welding process took less than one second for stack heights up to 9.5 mm. The very small weld area saved space on the outer border of the layer, which could be as narrow as 6 mm. The major benefit of the ultrasonic welding process was that heating was very localised, generated only in the prepreg. Therefore, there was no thermal distortion of the material beyond the welding point. An added capability was “aufslippen,” meaning that prepreg could be welded to the external surfaces of the stack if necessary.
The concept of the machine was flexible and modular, with options from semi-automatic to fully-automatic, and it could be adapted to provide customer-specific solutions. In its standard format, it could handle panel sizes from 500 x 330 mm to 700 x 800 mm with real-time control of temperature, time, and energy.
The final session, on manufacturing technologies and new processes, was moderated by EIPC board member Oldrich Simek, owner of Pragoboard in the Czech Republic, and his first presenter was Joan Tourné, CEO of NextGIn technology in the Netherlands.
Tourné explained the concept of “vertical conductive structures” (VeCS) as a means of increasing the efficiency of high-density interconnect in terms of increasing the connection density, simplifying the laminating process, and reducing signal distortion. He clearly demonstrated the principles using X-ray and microsection photographs of actual VeCS interconnections.
There were two classifications: VeCS 1 used all through-slots, and VeCS 2 used multiple depths of blind slot. In either case, the slots were formed by routing or peck-drilling, then metallised and plated, then drilled over-size at intervals to leave a series of vertical conductors on the walls of the original slots. Tourné stressed that any board shop with the capability to produce high-end circuits could manufacture VeCS with no additional investment in equipment or process.
Tourné showed many examples of VeCS designs, discussed how detail process improvements had been made, and reviewed the results of reliability testing. He explained how VeCS 2 could be used to produce separate circuits on top and bottom of the panel to increase density and make better utilisation of routing space without vias penetration through the board with no sequential lamination being required. Connections could be created for power-hungry power and ground applications, and stubless connections made to internal layers without back-drilling. He acknowledged the development and evaluation work carried out in China by WUS PCB on real-life products.
Page 1 of 2
Suggested Items
Unlocking Advanced Circuitry Through Liquid Metal Ink
10/31/2024 | I-Connect007 Editorial TeamPCB UHDI technologist John Johnson of American Standard Circuits discusses the evolving landscape of electronics manufacturing and the critical role of innovation, specifically liquid metal ink technology, as an alternate process to traditional metallization in PCB fabrication to achieve ever finer features and tighter tolerances. The discussion highlights the benefits of reliability, efficiency, and yields as a tradeoff to any increased cost to run the process. As this technology becomes better understood and accepted, even sought out by customers and designers, John says there is a move toward mainstream incorporation.
Fresh PCB Concepts: The Critical Nature of Copper Thickness on PCBs
10/31/2024 | Team NCAB -- Column: Fresh PCB ConceptsPCBs are the backbone of modern electronics and the copper layers within these boards serve as the primary pathways for electrical signals. When designing and manufacturing PCBs, copper thickness is one of the most critical factors and significantly affects the board’s performance and durability. The IPC-6012F specification, the industry standard for the performance and qualification of rigid PCBs, sets clear guidelines on copper thickness to ensure reliability in different environments and applications.
Book Excerpt: The Printed Circuit Designer’s Guide to... DFM Essentials, Ch. 1
10/25/2024 | I-Connect007The guidelines offered in this book are based on both ASC recommendations and IPC standards with the understanding that some may require adjustment based on the material set, fabricator processes, and other design constraints. This chapter details high-frequency materials, copper foil types, metal core PCBs, and the benefits of embedded capacitance and resistor materials in multilayer PCBs.
The Cost-Benefit Analysis of Direct Metallization
10/21/2024 | Carmichael Gugliotti, MacDermid AlphaCarmichael Gugliotti of MacDermid Alpha discusses the innovative realm of direct metallization technology, its numerous applications, and significant advantages over traditional processes. Carmichael offers an in-depth look at how direct metallization, through developments such as Blackhole and Shadow, is revolutionizing PCB manufacturing by enhancing efficiency, sustainability, and cost-effectiveness. From its origins in the 1980s to its application in cutting-edge, high-density interconnects and its pivotal role in sustainability, this discussion sheds light on how direct metallization shapes the future of PCB manufacturing across various industries, including automotive, consumer electronics, and beyond.
Connect the Dots: Designing for Reality—Pattern Plating
10/16/2024 | Matt Stevenson -- Column: Connect the DotsIn the previous episode of I-Connect007’s On the Line with… podcast, we painted the picture of the outer layer imaging process. Now we are ready for pattern plating, where fabrication can get tricky. The board is now ready to receive the copper traces, pads, and other elements specified in the original CAD design. This article will lay out the pattern plating process and discuss constraints in the chemistries that must be properly managed to meet the customer's exacting manufacturing tolerances.