-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueShowing Some Constraint
A strong design constraint strategy carefully balances a wide range of electrical and manufacturing trade-offs. This month, we explore the key requirements, common challenges, and best practices behind building an effective constraint strategy.
All About That Route
Most designers favor manual routing, but today's interactive autorouters may be changing designers' minds by allowing users more direct control. In this issue, our expert contributors discuss a variety of manual and autorouting strategies.
Creating the Ideal Data Package
Why is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal design data package for your design.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
Cadence Extends Digital Design Leadership with Revolutionary ML-based Cerebrus
July 23, 2021 | Cadence Design SystemsEstimated reading time: 3 minutes

Cadence Design Systems, Inc. announced the delivery of the Cadence® Cerebrus™ Intelligent Chip Explorer, a new machine learning (ML)-based tool that automates and scales digital chip design, enabling customers to efficiently achieve demanding chip design goals. The combination of Cerebrus and the Cadence RTL-to-signoff flow offers advanced chip designers, CAD teams and IP developers the ability to improve engineering productivity by up to 10X versus a manual approach while also realizing up to a 20% better power, performance and area (PPA).
With the addition of Cerebrus to the broader digital product portfolio, Cadence offers the industry’s most advanced ML-enabled digital full flow, from synthesis through implementation and signoff.? The new tool is cloud-enabled and utilizes highly scalable compute resources from leading cloud providers to rapidly meet design requirements across a wide range of markets including consumer, hyperscale computing, 5G communications, automotive and mobile.
Cerebrus provides customers with the following benefits:
- Reinforcement ML: Quickly finds flow solutions human engineers might not naturally try or explore, improving PPA and productivity.
- ML model reuse: Allows design learnings to be automatically applied to future designs, reducing the time to better results.
- Improved productivity: Lets a single engineer optimize the complete RTL-to-GDS flow automatically for many blocks concurrently, allowing full design teams to be more productive.
- Massively distributed computing: Provides scalable on-premises or cloud-based design exploration for faster flow optimization.
- Easy-to-use interface: Powerful user cockpit allows interactive results analytics and run management to gain valuable insights into design metrics.
“Previously, design teams didn’t have an automated way to reuse historical design knowledge, leading to excess time spent on manual re-learning with each new project and lost margins,” said Dr. Chin-Chi Teng, senior vice president and general manager in the Digital & Signoff Group at Cadence. “The delivery of Cerebrus marks an EDA industry revolution with ML-driven digital chip design where engineering teams have a greater opportunity to provide higher impact in their organizations because they can offload manual processes. As the industry continues to move to advanced nodes and design size and complexity increase, Cerebrus lets designers achieve PPA goals much more efficiently.”
Cerebrus is part of the broader Cadence digital full flow, working seamlessly with the Genus™ Synthesis Solution, Innovus™ Implementation System, Tempus™ Timing Signoff Solution, Joules™ RTL Power Solution, Voltus™ IC Power Integrity Solution and Pegasus™ Verification System to provide customers with a fast path to design closure and better predictability. The new tool and the broader flow support the company’s Intelligent System Design™ strategy, which enables pervasive intelligence for design excellence.
Customer Endorsements
“To efficiently maximize the performance of new products that use emerging process nodes, digital implementation flows used by our engineering team need to be continuously updated. Automated design flow optimization is critical for realizing product development at a much higher throughput. Cerebrus, with its innovative ML capabilities, and the Cadence RTL-to-signoff tools have provided automated flow optimization and floorplan exploration, improving design performance by more than 10%. Following this success, the new approach will be adopted in the development of our latest design projects,” says Satoshi Shibatani, director, Digital Design Technology Department, Shared R&D EDA Division, Renesas.
“As Samsung Foundry continues to deploy up-to-date process nodes, the efficiency of our Design Technology Co-Optimization (DTCO) program is very important, and we are always looking for innovative ways to exceed PPA in chip implementation. As part of our long-term partnership with Cadence, Samsung Foundry has used Cerebrus and the Cadence digital implementation flow on multiple applications. We’ve observed more than an 8% power reduction on some of our most critical blocks in just a few days versus many months of manual effort. In addition, we are using Cerebrus for automated floorplan power distribution network sizing, which has resulted in more than 50% better final design timing. Due to Cerebrus and the digital implementation flow delivering better PPA and significant productivity improvements, the solution has become a valuable addition to our DTCO program,” says Sangyun Kim, vice president, Design Technology, Samsung Foundry.
Visit I-007eBooks to download a copy of Cadence Design Systems’ micro eBook:
The System Designer’s Guide to… System Analysis: Electromagnetic Interference and Thermal Analysis of Electronic Systems
Suggested Items
Microchip Enters into Partnership Agreement with Delta Electronics on Silicon Carbide Solutions
07/18/2025 | Globe NewswireThe growth of artificial intelligence (AI) and the electrification of everything are driving an ever-increasing demand for higher levels of power efficiency and reliability.
ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q1 2025
07/16/2025 | SEMIElectronic System Design (ESD) industry revenue increased 12.8% to $5,098.3 million in the first quarter of 2025 from the $4,521.6 million registered in the first quarter of 2024, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Beyond Design: Refining Design Constraints
07/17/2025 | Barry Olney -- Column: Beyond DesignBefore starting any project, it is crucial to develop a thorough plan that encompasses all essential requirements. This ensures that the final product not only aligns with the design concept but is also manufacturable, reliable, and meets performance expectations. High-speed PCB design requires us to not only push technological boundaries but also consider various factors related to higher frequencies, faster transition times, and increased bandwidths during the design process.
Prague PEDC: Call for Abstracts Deadline July 31
07/16/2025 | Pan-European Electronics Design Conference (PEDC)The second Pan-European Electronics Design Conference (PEDC) will take place Jan. 21-22, 2026, in Prague, Czech Republic. The call for abstracts deadline is July 31. Organized jointly by the German Electronics Design and Manufacturing Association (FED) and the Global Electronics Association PEDC serves as a European platform for knowledge exchange, networking, and innovation in electronics design and development.
The Pulse: Design Constraints for the Next Generation
07/17/2025 | Martyn Gaudion -- Column: The PulseIn Europe, where engineering careers were once seen as unpopular and lacking street credibility, we have been witnessing a turnaround in the past few years. The industry is now welcoming a new cohort of designers and engineers as people are showing a newfound interest in the profession.