-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueDesigning Through the Noise
Our experts discuss the constantly evolving world of RF design, including the many tradeoffs, material considerations, and design tips and techniques that designers and design engineers need to know to succeed in this high-frequency realm.
Learning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
EIPC Summer Conference 2022: Day 2 Review
June 29, 2022 | Pete Starkey, I-Connect007Estimated reading time: 11 minutes
Dr. Marko Pudas senior engineer and project manager with Picosun in Finland, discussed the technique of atomic layer deposition as a method of applying thin barrier films to PCB assemblies, which had been the subject of a successful project funded by the European Space Agency for mitigating tin whiskering.
Pudas described the principle of atomic layer deposition (ALD) as two or more chemical vapours or gaseous precursors reacting sequentially on the substrate surface, producing a solid thin film. The process cycle comprised the introduction of molecules containing element A, the adsorption of the molecules on the surface, the introduction of molecules containing element B and reaction with element A on the surface, and the completion of one monolayer of compound AB. The cycle was repeated until the desired film thickness was reached.
ALD was a batch-coating vacuum deposition process that had been shown to cover the most demanding 3D structures, down to pore sizes of less than 100 nanometres. It was capable of depositing a wide range of materials; aluminium oxide and titanium dioxide were named as examples, and was extremely repeatable in thickness and quality. Adhesion was chemical and the coating would not peel off. Typical coating thicknesses were in the range of 100 nanometres to 0.5 microns.
Pudas showed several examples illustrating the benefits of ALD in space applications, not only tin whisker mitigation, but corrosion protection, oxidation protection, even coating the insides of gas containers to prevent leakage. In high-reliability electronics it enabled very effective conformal coating of PCB assemblies, and he referenced many performance and qualification test results.
An iNEMI project comparing various test environments for conformal coating evaluation had demonstrated the effectiveness of ALD coatings on silver and copper in extremely corrosive environments. And ALD had been proposed as an alternative to polymer solder mask in critical applications.
Session 5, focused on manufacturing technologies for 5G and beyond, was moderated by Stig Källman from Ericsson.
Dr. Sebastien Depaifve, technical service engineer with Circuit Foil, discussed developments toward the next generation of ultra-flat ED-copper foils for high speed digital and radio frequency applications. He described the progression of improvements in hyper-very-low-profile foils over the last decade to the ultra-low-profile foils of the present day, explaining that in high frequency applications the signal is carried mainly on the edges of the conductor, and surface roughness contributes to significant signal loss.
He reviewed the factors influencing insertion loss: the type and content of silane bonding treatments, the metallic content of nodular or nodule-free foil treatments, the size and shape of nodules if present, the roughness on both side of the base foil and the grain size of the copper.
The electrodeposition process had been progressively improved, with optimisation of the drum surface preparation and the use of specific organic levellers. Grain-refining additives had been used to optimise grain size to one micron, which gave maximum electrical conductivity, and a model had been developed by Circuit Foil to study the influence of nodular treatment shapes on insertion loss. Lower profile copper foil resulted in lower transmission loss, especially at high frequencies, and a metallic-free passivation process had been developed.
With the decrease in roughness, it was necessary to compensate for loss of mechanical adhesion by silane or other chemical adhesion promoters, and it had been confirmed that silane content had no significant influence on insertion loss.
Depaifve concluded by reiterating that optimisation of all the different parameters was required for next generation materials development, and that the optimisation must be conducted in co-development with resin and glass suppliers.
In a logical follow-on to Depaifve’s paper, Jim Francey, Isola Group’s RF business development director in Europe, presented an update on reliability and loss properties of copper foil for 5G applications on behalf of the iNEMI 5G Copper Foil Project. The iNEMI team set out to characterise various copper surface treatments with the objective of mitigating signal loss while still maintaining good adhesion and, hence, durability of the PCB. In addition, the team undertook a comparative study to determine signal loss from copper roughening by oxide-alternative chemical bonding treatments during PCB fabrication.
Traditional measurement methods for copper adhesion such as peel strength were not always indicative of the durability and reliability of printed circuits, and contact profilometry was inadequate for ultra-low-profile copper foils. Noncontact 3-D tools as defined in IPC TM 650 2.2.22, such as white light interferometry and laser scanning microscopy gave more accurate 3D height profiles.
Certain reliability issues associated with ultra-low-profile copper foils had been identified, particularly copper-to-dielectric delamination either on the clad laminate or oxide-alternative side, or dielectric-to-dielectric where prepreg was bonded to an etched laminate surface. This interface was also a site for possible bond-line CAF growth.
The iNEMI project would benefit the industry by formulating a compendium of material performance criteria and cross referencing to a suite of existing standards, enabling users to specify a category of material that would meet electrical performance and reliability requirements whilst minimising excessive costs through over specification. Additional cost and time savings might also be realised by reducing the need for design reiteration and requalification to meet OEM specifications.
Completion of the project would enable commonality in specifying the topology of copper foil and bonding treatments, and provide better assurance for meeting PCB electrical performance characteristics. It would also provide predictability of durability and reliability of copper foil adhesion with respect to signal loss for various copper surface finishes, as well as reducing product qualification costs and associated timescales.Page 2 of 3
Suggested Items
KOKI Expands U.S. Sales Coverage with Multiple New Representatives
04/29/2025 | KOKIKOKI, a global leader in advanced soldering materials and process optimization services, is pleased to announce the expansion of its U.S. sales network with the addition of three new manufacturers’ representative firms: Assembled Product Specialists, Diversitech Reps Inc., and Eagle Electronics.
INEMI Call-for-Participation Webinar: BiSn-Based Low-Temperature Soldering Process and Reliability Project Phase 3b
04/28/2025 | iNEMIIn 2015, INEMI initiated the BiSn-Based Low-Temperature Soldering Process and Reliability Project to assess the feasibility of using low-temperature solders (LTS) in the SnBi system to address various technological, economic and ecological drivers for assembly of consumer computer electronic board products.
KYZEN to Feature Stencil Cleaning and Aqueous Cleaners at SMTA Capital Expo and Tech Form
04/28/2025 | KYZEN'KYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the SMTA Capital Expo and Tech Forum, scheduled to take place Thursday, May 8 at George Mason University – Mason Square in Arlington, VA.
KYZEN Focuses on Aqueous Cleaning and Stencil Cleaning at SMTA Wisconsin
04/24/2025 | KYZEN'KYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the SMTA Wisconsin Expo and Tech Forum, scheduled to take place Tuesday, May 6 at the Crowne Plaza Milwaukee Airport. KYZEN will be on-site to provide attendees with information about aqueous cleaning chemistry AQUANOX A4618 and stencil cleaner KYZEN E5631J.
SMTA Bridging the Skills Gap in Arizona
04/24/2025 | Marcy LaRont, I-Connect007One area where SMTA really excels is through its local chapters. On April 16, 2025, I-Connect007's Marcy LaRont attended the Workforce Breakfast during the SMTA Arizona Expo & Tech Forum in Mesa, which featured more than 50 electronics professionals from the local area, including defense OEMs, and others who were attending for the first time. Blackfox and Hyrel Technologies sponsored the event. The keynote presentation featured Sean Denny, a professor at Estrella Mountain Community College, who emphasized a clear need for skilled hand soldering technicians.