Elementary, Mr. Watson: APEX EXPO—The Ghosts of Past, Present, and Future
Beyond Design: Demystifying Common‑Mode Radiation
Connect the Dots: Designing for the Future of Manufacturing Reality—Strip-Etch-Strip
Webinar Review: Thermal Integrity of High-Performance PCB Design
August 1, 2022 | Andy Shaughnessy, Design007 MagazineEstimated reading time: 2 minutes
Electrical and mechanical engineers may be working on the same product development teams, but they speak different languages, and they have completely different objectives. As a result, these folks almost never use the same software tools.
But Cadence’s new Celsius Thermal Solver is an exception to the rule. In a new CadenceTECHTALK webinar, “How Static and Dynamic IR Drop Analysis Can Help PCB Designs and Challenges,” product manager Melika Roshandell and SerDes SI/PI engineer Karthik Mahesh Rao explain how the EE and ME can both use the Celsius Thermal Solver to achieve their disparate objectives—at the chip and package/board levels.
Melika discusses the solver’s capabilities on the PCB and packaging side, which are accessible during pre-layout stages of the design cycle. Built on FEA and CFD engines, the solver can identify Joule heating on boards and packages, and help determine copper density, component spacing, and proper placement and size of thermal vias. She compares the results of the solver’s dynamic IR drop analysis with DC analysis, which only works with uniform temperature. Melika also points out the differences between typical thermal simulation and the solver’s electrothermal co-simulation.
Karthik then takes over, demonstrating electrothermal co-simulation by importing an entire CAD file into the Celsius environment. He utilizes PowerTree technology to organize heat sources and heat sinks—definitions, model names, target impedance constraints, etc. He places probes at different points on the PCB and tracks the transient results of components across various points of time. He shows how to trace power loss across each layer across time, and changes in power distribution as well. The 3D modeling capability depicts any potential hot spots on the board.
To illustrate how this PCB would operate in the real world, Karthik switches to the CFD analysis environment and places the design inside an enclosure. He adds a heat sink to one of the thermally problematic packages, and a cooling fan on the side of the enclosure, then traces the cooling flow across the component and board. Karthik closed with examples of the more comprehensive results attained through transient electrothermal co-simulation vs. traditional steady state analysis.
The Celsius Thermal Solver continues the “shift left” of signal integrity horsepower into the front end of the design cycle, and it offers functionality that will appeal to electrical and mechanical engineers. Maybe EEs and MEs will eventually speak the same language after all.
Melika and Karthik pack quite a bit into this half-hour webinar. If you’re dealing with thermal challenges in your high-speed PCB designs, you’ll want to check out the CadenceTECHTALK, “How Static and Dynamic IR Drop Analysis Can Help PCB Designs and Challenges.”
Related content:
- Shift Left: Moving Multiphysics into the Mainstream by Sherry Hess
- Successful Thermal Management of 3D-ICs: Accurate, Fast, Efficient, and Scalable with Celsius by Melika Roshandell
- The System Designer's Guide to... System Analysis: Electromagnetic Interference and Thermal Analysis of Electronic Systems by Brad Griffin
- The Cadence System Design Solutions Guide
- “Cadence Provides ‘Clarity’ in Design Tool” Interview with Brad Griffin, Design007 Magazine, (July 2022)
Share on:
Testimonial
"We’re proud to call I-Connect007 a trusted partner. Their innovative approach and industry insight made our podcast collaboration a success by connecting us with the right audience and delivering real results."
Julia McCaffrey - NCAB GroupSuggested Items
NVIDIA Architecture Drives Optical Interconnects; CPO in AI Data Centers Rising
03/11/2026 | TrendForceNVIDIA’s next-generation AI compute rack architecture indicates that future GPU designs will increasingly prioritize higher chip-to-chip interconnect density and faster data transmission, according to TrendForce’s latest research on the high-speed interconnect market.
Powering the Future: How Packaging Choices Make or Break Performance
03/11/2026 | Brian Buyea -- Column: Powering the FutureWhen we talk about reliability in electronics, we often focus on the system level: redundancy, fail-safes, or software resilience. But long before the system is assembled or even tested, reliability is considered in materials, metallization, and the packaging process itself. If the foundation isn’t built to survive the environment, no amount of clever design downstream will make up for it.
NCAB Group White Papers: Practical PCB Design Guidance for Manufacturable Results
02/25/2026 | I-Connect007 Editorial TeamThe I-Connect007 Industry Resource Center brings together expert white papers that help engineers and manufacturers navigate today’s design and manufacturing challenges across the PCB lifecycle. NCAB Group contributes a valuable collection of white papers focused on practical PCB design and manufacturability. Drawing on their experience with a global network of production partners, NCAB helps engineers align design intent with fabrication realities: reducing risk while improving consistency and long-term reliability.
Connect the Dots: Designing for the Future of Manufacturing Reality—Strip-Etch-Strip
02/19/2026 | Matt Stevenson -- Column: Connect the DotsThe demand for ultra-high density interconnect (UHDI) PCBs is growing as electronic devices become increasingly advanced. That means we will be creating more designs that need to align with the reality of manufacturing UHDI boards. My last column on this subject focused on plating, and we are ready to discuss the strip-etch-strip (SES) process. With UHDI boards, footprints are smaller and tolerances are tighter. Your big design challenge associated with the SES process involves trace width and spacing control. The etching process can undercut traces and alter their final size.
Powering the Future: From Thick-Film to DBC—Understanding the Evolution of Ceramic Packaging
02/11/2026 | Brian Buyea -- Column: Powering the FutureCeramic packaging has quietly powered the electronics revolution for more than half a century. From the earliest thick-film hybrids to today’s direct bond copper (DBC) substrates and metallized aluminum nitride, every step forward in ceramic technology has pushed the limits of reliability, power density, and performance. It’s essential for every design engineer building the next generation of electronic systems to understand this evolution.