-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueSales: From Pitch to PO
From the first cold call to finally receiving that first purchase order, the July PCB007 Magazine breaks down some critical parts of the sales stack. To up your sales game, read on!
The Hole Truth: Via Integrity in an HDI World
From the drilled hole to registration across multiple sequential lamination cycles, to the quality of your copper plating, via reliability in an HDI world is becoming an ever-greater challenge. This month we look at “The Hole Truth,” from creating the “perfect” via to how you can assure via quality and reliability, the first time, every time.
In Pursuit of Perfection: Defect Reduction
For bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In this issue, we examine how imaging, etching, and plating processes can provide information and insight into reducing defects and increasing yields.
- Articles
- Columns
- Links
- Media kit
||| MENU - pcb007 Magazine
The Nuts and Bolts of Advanced Packaging
January 24, 2023 | I-Connect007 Editorial TeamEstimated reading time: 3 minutes

The I-Connect007 Editorial Team asked IPC Chief Technologist Matt Kelly: Will you help us understand what advanced packaging means? This informative conversation touched on topics for both assembly and board fabrication. To that end, we will present this conversation in two parts. In this issue of SMT007 Magazine, Matt helps define not only what advanced packaging is, but the approach EMS companies must take when looking ahead. Think it’s about just adding some new equipment and software? Think again. There are logistics, onboarding, and so much more.
To read an excerpt from this interview that was previously published in the November 2022 issue of PCB007 Magazine, click here.
Nolan Johnson: Matt, I was on the exhibition floor at a technical conference recently and heard a lot of questions about advanced packaging: What is it, how does it apply, what does it mean to EMS providers, etc.? Would you help to define and provide a framework about advanced packaging?
Matt Kelly: There are two terms to define. An advanced package is an electronic component; it’s as simple as that. It has a few elements—it’s comprised of a semiconductor chip (typically silicon) and an interposer and/or substrate—followed by interconnection and assembly of the component. Advanced packaging is the process by which these elements are integrated, assembled, and tested. Advanced packages represent a very specific class of electronic components called active devices. They are called active devices because they contain silicon that provides compute, memory, or other logical device functions. Advanced packaging is critical because the combination of performance, reliability, cost, and functionality that future consumers are demanding can only be met by integrating silicon chips through an advanced packaging process.
Keep in mind this is just one of many different components in a system. While these components are important—they’re the brain of a system—they’re still just one of many different component types. Advanced packaging is a very specific component type. But what types of components are they? These advanced packages have different functions, the first of which is compute. It’s the Intel chip inside your laptop (CPU), graphics accelerators (GPU), AI-based neuro-network chips (NPU). It’s also the solid-state memory (DRAM, NVRAM, NAND Flash) within your phones and computers. These packages can also serve as sensors, analog, mixed signal, and system integration functions. Basically, they are actively doing something within the circuit design. Those are the main functions of an advanced package.
There’s also a difference between definitions of advanced packaging in the past, what it means today, and what it will mean in the future. For example, for at least 50 years, there’s been an active type of component called monolithic silicon, a single chip that is mounted to a substrate and then packaged into a component. A class of those are called multi-chip modules (MCM) and have been in use for decades.
As we move forward with the monolithic silicon, the idea of Moore’s Law becomes less economically viable and advanced packaging is morphing.
For example, when you think about a circuit card from the past, you typically had a compute chip and DRAM (memory banks), which were two different things connected on a printed circuit board. Those are now merging using chiplet-based heterogeneous integration architectures that are now integrating compute and high bandwidth memory (HBM) together within the same electronic package. The result is faster speeds and reduced latencies within a single component package. The resurgence in advanced packaging is driving increased functionality, performance, and speeds within a single device.
Johnson: Increased functionality, increased speed, and an overall smaller package means leaving more real estate available to further integrate more things.
Kelly: Absolutely. For example, if you look at images of a recent Apple Watch teardown, it’s unbelievable what can be accomplished in these small spaces. There are numerous small chips performing many functions within a very small area. Next generation designs continue driving miniaturization, increased functionality, and speeds. On the downside, these configurations are power hungry, meaning there are more power and thermal needs—thus challenges—that need to be addressed with these architectures.
To read this entire conversation, which appeared in the January 2023 issue of SMT007 Magazine, click here.
Suggested Items
TRI to Exhibit at SMTA Queretaro Expo 2025
07/16/2025 | TRITest Research, Inc. (TRI), the leading provider of test and inspection systems for the electronics manufacturing industry, is pleased to announce plans to exhibit at the SMTA Querétaro Expo 2025, scheduled to take place on July 24, 2025, at the Querétaro Centro de Congresos y Teatro Metropolitano.
Global PCB Connections: Let the Spec Fit the Board, Not Just the Brand
07/17/2025 | Jerome Larez -- Column: Global PCB ConnectionsIf you’ve ever seen an excellent PCB quote delayed, or worse, go cold because of a single line on the fab print, you’re not alone. Often, that line reads something like, “Use 370HR only,” or “IT-180A required.” These and other brand-name materials are proven performers, but unless your design needs that specific resin system (say, for RF performance, thermal reliability, or stringent CAF resistance), you may inadvertently be holding your job hostage.
IPC Hall of Fame Spotlight Series: Highlighting Lionel Fullwood
07/15/2025 | Dan Feinberg, I-Connect007Many IPC members who have contributed significantly to IPC and our industry have been awarded the IPC Raymond E. Pritchard Hall of Fame (HOF) Award. Though many early HOF members have passed away and are unknown to today’s IPC membership, their contributions still resonate. This special series on IPC Hall of Fame members provides a reminder of who was honored and why. As a bonus, for those who are still around, we get to find out what these talented individuals are up to today.
TRI Unveils New Platform for Diverse Board Sizes
07/14/2025 | TRITest Research, Inc. (TRI), the leading test and inspection systems provider for the electronics manufacturing industry, proudly introduces a new size configuration for SPI and AOI Models.
Seeing a Future in Mexico
07/09/2025 | Michelle Te, I-Connect007The Global Electronics Association (formerly known as IPC) has been instrumental in fostering a partnership with Guanajuato, a state north of Mexico City with 12 industrial clusters and close to 150 companies involved in electronics. This past spring, Alejandro Hernández, the undersecretary for investment promotion in Guanajuato, attended IPC APEX EXPO 2025 at the invitation of IPC Mexico Director Lorena Villanueva, where he met with several companies to discuss the opportunities available in Mexico. He is inviting electronics-related companies seeking long-term investment in a centrally located area with access to highways, railways, and ports.