-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Shrinking Silicon, Growing Signal Integrity Challenges
March 9, 2023 | I-Connect007 Editorial TeamEstimated reading time: 2 minutes
What happens when die sizes shrink? As IPC design instructor Kris Moyer explains, quite a bit. Shrinking silicon can mean rising signal speed and rise times, and traditional PCB designers may find themselves dealing with problems formerly only seen by RF engineers.
We asked Kris to discuss the pros and cons of silicon shrinkage and some of the techniques and trade-offs that PCB designers and design engineers need to understand as they find themselves entering the RF arena.
Andy Shaughnessy: This issue focuses on the effects of shrinking silicon on a board’s signal integrity and EMI. So, what do PCB designers need to understand about die shrinkage?
Kris Moyer: Basically, the main thing that happens when you shrink the size of the die is that it shrinks the length of the channel of the transistors inside the die. What that effectively does is it increases the speed of the circuit, meaning it decreases the rise time or the fall time. Then you end up having to start treating your traces, geometries, and transmission lines almost as if they're RF designs.
We've heard for decades that RF designs are their own special little area of black magic, because we start dealing with all these waves and fields and so on. We say in digital design that it's the rise time and not the frequency. Which is the driving force, the key factor, that causes the need for all these high-speed designs? What is the frequency content?
Fourier's theorem says any wave form—square wave, triangle wave, sawtooth wave, or any wave form—can be recreated as a superposition of a sufficient amount of sine waves and cosine waves of sufficiently higher harmonics. Let’s take a fundamental frequency, 1 kilohertz. And you have A1, A3, A5 and A10 kilohertz. You have all these harmonics, we superimpose them, and you end up getting a square wave. Well, how square does that square wave need to be? This is the part that throws a lot of designers off.
When we talk about rise time, we're really talking about the time it takes that square wave, the digital signal, to change from a logic 0 to a logic 1. As the die shrinks, that time also shrinks. About 20 years ago, we were having rise times and fall times in the multiples of nanoseconds—five to 10 nanoseconds. It took that signal five to 10 nanoseconds to change from a logic 0 to a logic 1. I was just looking at one FPGA with rise times as fast as 0.25 nanosecond, and that's at 16 nanometers.
My friends who work in next-generation silicon at some of the big telecom companies are working in 5, 3, and 2 nanometer, and going sub 100 picosecond. Instead of 0.25 nanosecond, it’s 0.1 nanosecond and 0.05 nanosecond rise times. They’re such incredibly fast rise times that the number of harmonics we need to create a vertical square edge that transitions from A0 to A1 that fast means that the frequencies involved in that superposition in that Fourier series are up into the multiple gigahertz of frequency content. That means that you're in the RF frequency range.
To read this entire conversation, which appeared in the February 2023 issue of Design007 Magazine, click here.
Suggested Items
IPC Raymond E. Pritchard Hall of Fame Award: Pierre-Jean Albrieux
05/10/2024 | Marcy LaRont, PCB007 MagazineCongratulations to Pierre-Jean Albrieux, who received the 2024 IPC Raymond E. Pritchard Hall of Fame Award. The award is given to individuals in recognition of the highest level of achievement, extraordinary contributions, and distinguished service to IPC and toward the advancement of the industry, including helping to create a spirit of mutual esteem, respect, and recognition among members consistent with the goals and mission of IPC.
IPC Focuses on Education and Onboarding
05/09/2024 | Andy Shaughnessy, Design007 MagazineI recently spoke with Carlos Plaza, senior director of education for IPC, about expanding educational efforts in the PCB design, fabrication, and assembly segments. As Carlos explains, PCB design is a hot topic, but onboarding may be the hottest one of all.
Real Time with… IPC APEX EXPO 2024: Industry Growth, Challenges, and Technological Advancements
05/09/2024 | Real Time with...IPC APEX EXPOEditor Nolan Johnson and Shawn DuBravac, IPC chief economist, dive into key industry topics such as growth, challenges, and technological advancements. They discuss shifts in the global competitive landscape, downstream demand, customization, and how AI is enhancing human skills. The industry outlook appears promising for both the short and long term.
Real Time with… IPC APEX EXPO 2024: The Driving World of e-Mobility with Indium
05/08/2024 | Real Time with...IPC APEX EXPOIn the competitive EV market, technology plays a crucial role facing the challenges of infrastructure. As Brian O'Leary explains, Indium's e-Mobility product suite includes proven solder and thermal management products for high reliability.
Real Time with… IPC APEX EXPO 2024: Understanding Objective Evidence in Manufacturing Processes
05/07/2024 | Real Time with...IPC APEX EXPOGraham Naisbitt explains the importance of objective evidence in manufacturing processes, debunking the common misconception that the ROSE test is a cleanliness test. He also discusses the introduction of Rev J, a requirement for measuring ionic contamination on circuit assemblies, and the challenges in accurately measuring contamination. Alternative methods like ion chromatography and the need for updating standards like the ROSE test are mentioned.