Share on:

Share on LinkedIn Share on X Share on Facebook Share with email

Testimonial

"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "

Sweeney Ng - CEE PCB

Suggested Items

Imec Achieves Breakthroughs in Ferroelectric Memory for AI-Era Needs

06/22/2026 | Imec
At the 2026 IEEE / JSAP symposium on VLSI Technology & Circuits, imec, a world-leading research and innovation hub in advanced semiconductor technologies, presents two advances in ferroelectric memory research, targeting both ferroelectric capacitors and ferroelectric field-effect transistors as emerging candidates to enable low-voltage operation and high-density integration.

Intel Names New Leader at Intel Foundry to Accelerate Manufacturing

06/22/2026 | Intel
Intel Corporation announced the appointment of Seok-Hee Lee as executive vice president of Intel Foundry, reporting directly to CEO Lip-Bu Tan.

Advanced Packaging: A Central Axis of Innovation in Aerospace, Defense and Automotive

06/11/2026 | I-Connect007 Editorial Team
Presenters in the Aerospace & Defense Special Session at APEX EXPO 2026 made one message abundantly clear: Advanced packaging has moved from a supporting role to a primary system enabler, particularly in high-reliability markets where performance, longevity, and environmental resilience are non-negotiable. The March Technical Conference at APEX EXPO focused on advanced electronics for the first time this year, with two Special Sessions featuring a carefully curated selection of presentations examining how design priorities, material choices, and manufacturing strategies are evolving in response to these demands.

What Heterogeneous Integration Means for EMS Providers

05/14/2026 | Nolan Johnson, I-Connect007
Dr. Ravi Mahajan, an Intel Fellow and Director of Intel’s Technology and Pathfinding group, delivered a keynote at the APEX EXPO 2026 technical conference on using heterogeneous integration (HI) as a strategy and on how advanced packaging technology serves as the technical apex for implementing that strategy. Mahajan’s previous papers and industry presentations on such topics as interconnect density, signal integrity, power delivery, thermal path, and assembly yield as system-level constraints confirm him as an expert on package optimization.

System Architecture Beyond the Die With Advanced Packaging as the Scaling Factor

05/14/2026 | Chetan Arvind Patil, Marvell Technology
In conventional monolithic semiconductor design, system integration was achieved within a single die and constrained by reticle limits. Compute cores, cache, memory controllers, and input output (I/O) interfaces were all co-optimized on a single process node, with performance closely tied to transistor density and on-die interconnect efficiency. This monolithic system-on-chip (SoC) approach enabled low-latency communication and relatively straightforward power delivery. However, as design for compute-intensive SoCs approaches reticle limits and advanced-node costs increase, the ability to continue scaling within a single die begins to diminish.
Copyright © I-Connect007 | IPC Publishing Group Inc. All rights reserved. Log in