-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueInner Layer Precision & Yields
In this issue, we examine the critical nature of building precisions into your inner layers and assessing their pass/fail status as early as possible. Whether it’s using automation to cut down on handling issues, identifying defects earlier, or replacing an old line...
Engineering Economics
The real cost to manufacture a PCB encompasses everything that goes into making the product: the materials and other value-added supplies, machine and personnel costs, and most importantly, your quality. A hard look at real costs seems wholly appropriate.
Alternate Metallization Processes
Traditional electroless copper and electroless copper immersion gold have been primary PCB plating methods for decades. But alternative plating metals and processes have been introduced over the past few years as miniaturization and advanced packaging continue to develop.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
iNEMI Packaging Tech Topic: Challenges and Solutions for AI Servers with Large Substrates
July 20, 2023 | iNEMIEstimated reading time: 1 minute
Increasingly, processors and memory are being packaged close together on a single substrate for applications such as AI servers. For example, on the Nvidia H100 the GPU is connected to six HBM3s on a CoWoS (chip-on-wafer-on-substrate). Processers with 12 or 16 HBMs (high bandwidth memories) will become common in the future, creating a demand for larger substrates, and as the substrate size becomes larger, there are challenges with fine lines, yield and flatness.
The conventional substrate is symmetrically built, with more than 10 layers of ABF on each side. However, most of the fine line interconnections need to be close to the chip side, and the ABF routing capability on the PCB side can only be used through the substrate core, which is not electrically desirable. A better way is to move more ABF layers from the bottom side of the core to the top side, but doing so creates a structure that is not symmetric and can result in substrate warpage.
SiPlus Co. has developed a structure and process for making an asymmetric thin film RDL (TFRDL) structure by connecting two RDL layers. In this configuration, the stress of each RDL layer can compensate for the other. On a 20x20mm test vehicle, SiPlus found that warpage was only +/-3um. The company has also developed a 2.0D integrated substrate structure where TFRDL is connected to ABF lamination layers without solders in between. A substrate size of 8 inches has been demonstrated with this technology.
Join us to learn more about SiPlus Co.’s integrated substrate technology.
About the Speaker
Dr. Dyi-Chung Hu, founder and CEO of of SiPlus Co., is an expert in substrate technology and the inventor of integrated substrate structures of 2.0D and 2.2D. SiPlus is devoted to developing innovative, high-performance, and light carbon footprint 2.XD solutions for semiconductor system integration.
Registration
This webinar is open to industry; advance registration is required (see link below). For additional information, please visit iNEMI's website.
Wednesday, July 19, 2023
9:00-10:00 a.m. EDT (US)
3:00-4:00 p.m. CEST (Europe)
10:00-11:00 p.m. JST (Japan)
Suggested Items
Intervala Hosts Employee Car and Motorcycle Show, Benefit Nonprofits
08/27/2024 | IntervalaIntervala hosted an employee car and motorcycle show, aptly named the Vala-Cruise and it was a roaring success! Employees had the chance to show off their prized wheels, and it was incredible to see the variety and passion on display.
KIC Honored with IPC Recognition for 25 Years of Membership and Contributions to Electronics Manufacturing Industry
06/24/2024 | KICKIC, a renowned pioneer in thermal process and temperature measurement solutions for electronics manufacturing, is proud to announce that it has been recognized by IPC for 25 years of membership and significant contributions to electronics manufacturing.
Boeing Starliner Spacecraft Completes Successful Crewed Docking with International Space Station
06/07/2024 | BoeingNASA astronauts Barry "Butch" Wilmore and Sunita "Suni" Williams successfully docked Boeing's Starliner spacecraft to the International Space Station (ISS), about 26 hours after launching from Cape Canaveral Space Force Station.
KIC’s Miles Moreau to Present Profiling Basics and Best Practices at SMTA Wisconsin Chapter PCBA Profile Workshop
01/25/2024 | KICKIC, a renowned pioneer in thermal process and temperature measurement solutions for electronics manufacturing, announces that Miles Moreau, General Manager, will be a featured speaker at the SMTA Wisconsin Chapter In-Person PCBA Profile Workshop.
The Drive Toward UHDI and Substrates
09/20/2023 | I-Connect007 Editorial TeamPanasonic’s Darren Hitchcock spoke with the I-Connect007 Editorial Team on the complexities of moving toward ultra HDI manufacturing. As we learn in this conversation, the number of shifting constraints relative to traditional PCB fabrication is quite large and can sometimes conflict with each other.