Connect the Dots: Stop Killing Your Yield—The Hidden Cost of Design Oversights
Global PCB Connections: A Field Engineer’s Perspective on the Top 10 Trends to Watch
Target Condition: Designing vs. Inventing
The End of Solder?
September 28, 2023 | Nolan Johnson, I-Connect007Estimated reading time: Less than a minute
The practical question around CHIPS Act development and electronics assembly is, “Will this change how we do business?” Indium Corporation’s Dr. Andy Mackie sat down with Nolan Johnson to share what he sees as emerging answers to that question from his perspective as an expert in electronics assembly and packaging, and as a participant in standards development through IPC, JEDEC, and SEMI.
When we talk about the CHIPS Act, that leads to a discussion about the assembly process, as they seem so interrelated.
Certainly. As the CHIPS Act money started rolling out last year, IPC hosted a conference in Washington, D.C. to point out that semiconductor chips do not exist in a vacuum; they are part of an electronics ecosystem that includes interconnection and protection. Therefore, U.S.-based packaging and assembly would be needed, alongside U.S. chip fabrication. This appeared to be news to many. The role of solder in advanced packaging has been changing over the years, but solder will continue to be needed.
To read this entire conversation, which appeared in the September 2023 issue of SMT007 Magazine, click here.
Share on:
Suggested Items
Ansys Semiconductor Solutions Certified by TSMC for Reliable, Accurate Analysis of Evolving Chip Designs
04/03/2025 | PRNewswireAnsys announced that PathFinder-SC is certified as a new ESD analysis solution for customers designing with TSMC's N2 silicon process technology. PathFinder-SC delivers a novel verification solution that provides superior capacity and performance, easily accommodating large designs in the cloud.
SEMI, ESIA Rally Political Support for a European Semiconductor Strategy
03/20/2025 | SEMISeeking to explore semiconductor policy measures that can strengthen the industrial policy in the European Union, SEMI and the European Semiconductor Industry Association (ESIA) have successfully held a high-level roundtable event in the European Parliament under the auspices of Members of the European Parliament (MEPs) Bart Groothuis (Renew Europe), Oliver Schenk (European People’s Party) and Dan Nica (Socialists and Democrats Party).
Defense Speak Interpreted: It’s Time for a ‘Defense-Speak’ Update
03/18/2025 | Dennis Fritz -- Column: Defense Speak InterpretedI’m Denny Fritz, the author of 30 “Defense Speak Interpreted” columns from 2018 to 2022. My original concept for this monthly op-ed was to explain the unique acronym language used by the U.S. Defense Department: CMMC, DIUx, C4ISR, JEDI, etc. When I started consulting for NSWV Crane almost 20 years ago, I would find myself sitting in meetings, perplexed at what I heard. Half the conversations were using acronyms that were foreign to me.
YINCAE: UF 158UL Redefines Underfill for Large Chips
03/12/2025 | YINCAEYINCAE, a leading innovator in advanced materials solutions, today announced the launch of its groundbreaking underfill material, UF 158UL. This cutting-edge product is designed to meet the increasing demands of large format chips, offering unparalleled performance in room temperature flow, fast cure, and high reliability.
TASMIT Launches Large Glass Substrate Inspection System for Advanced Semiconductor Packaging
03/04/2025 | ACCESSWIRETASMIT Inc. has launched a new inspection system for glass substrates as part of its INSPECTRA® series of semiconductor wafer visual inspection systems, which has gained attention for its high efficiency in advanced semiconductor manufacturing.