Dan’s Biz Bookshelf: ‘In Defense of a Liberal Education’
American Made Advocacy: A Growing Presence in Washington in Turbulent Times
It’s Only Common Sense: How to Win Back Lost Customers
Cadence Wins Four 2023 TSMC OIP Partner of the Year Awards
October 20, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that it has won four Open Innovation Platform® (OIP) Partner of the Year awards from TSMC for its EDA and IP design solutions. Cadence was presented with awards for the joint development of the N2 and N3P design infrastructure, 3Dbloxdesign prototyping solution, mmWave design solutions and DSP IP. The awards build upon the companies’ long-standing history of collaboration that has delivered many highly innovative SoC and advanced packaging design solutions to the global market.
The awards are based on the following TSMC collaborations:
- N2 and N3P Design Infrastructure: Cadence optimized its complete digital and custom/analog flows for the TSMC N2 and N3E process technologies to help customers achieve power, performance and area (PPA) goals and accelerate innovation. Additionally, Cadence’s AI-powered solutions, Cadence® Cerebrus™ Intelligent Chip Explorer and Virtuoso® Studio, support these nodes, offering customers innovative automation capabilities to make them more efficient.
- Joint Development of 3Dblox Design Prototyping Solution: Design flows based on the Cadence Integrity™ 3D-IC Platform support the TSMC 3Dblox standard for 3D front-end design partitioning in complex systems. The flows include system prototyping flows, which are optimized for all of TSMC’s latest 3DFabric™ offerings, including Integrated Fan-Out (InFO), Chip-on-Wafer-on-Substrate (CoWoS®) and System-on-Integrated-Chips (TSMC-SoIC® ) technologies.
- Joint Development of mmWave Design Solutions: The new Cadence Virtuoso Studio was integrated into the TSMC N16 mmWave RF design reference flow and N6RF design reference flow, and support has been added for the N4P RF design reference flow. In addition, Cadence collaborated with TSMC to optimize the Virtuoso platform for the 79GHz mmWave design reference flow on TSMC’s N16 process.
- DSP IP: Cadence expanded its collaboration with TSMC’s Soft IP9000 team to certify Cadence Tensilica® DSP IP in the TSMC integration flow.
“TSMC works continuously with our OIP design partners to enable technology advancements that make it faster and easier for customers to deliver competitive designs to market, simpler for customers to adopt our solutions,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “Cadence’s commitment to design excellence is exemplary, and the TSMC OIP Partner of the Year awards are a testament to their dedication to ongoing innovation.”
“By continuing to collaborate closely with TSMC, we’re constantly energized by the innovations our customers bring to life using our technologies,” said Dr. Chin-Chi Teng, senior vice president and general manager of the Digital & Signoff Group at Cadence. “It’s an honor to be recognized with these prestigious TSMC awards, and they are a testament to the work we’ve done to enable our customers to achieve their design and time-to-market goals.”
Share on:
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
Setting Design Constraints Effectively
07/31/2025 | Stephen V. Chavez, Siemens EDAPCB design requires controlling energy within the medium of a PCB. The manner in which we control the chaos of energy is by implementing and utilizing physical and electrical rules, known as constraints, along with a specific structure and material(s) that make up what is known as the foundation of the design. These rules govern everything within the PCB structure and generally fall into two camps: performance and manufacturability. Setting this foundation correctly is extremely important and the key to success.
MacDermid Alpha Electronics Solutions Unveils Unified Global Website to Deepen Customer, Talent, and Stakeholder Engagement
07/31/2025 | MacDermid Alpha Electronics SolutionsMacDermid Alpha Electronics Solutions, the electronics business of Elements Solutions Inc, today launched macdermidalpha.com - a unified global website built to deepen digital engagement. The launch marks a significant milestone in the business’ ongoing commitment to delivering more meaningful, interactive, and impactful experiences for its customers, talent, and stakeholders worldwide.
Ansys 2025 R2 Enables Next-Level Productivity by Leveraging AI, Smart Automation, and Broader On-Demand Capabilities
07/30/2025 | PRNewswireAnsys, now part of Synopsys, announced 2025 R2, featuring new AI-powered capabilities across the portfolio that accelerate simulation and expand accessibility.
Connect the Dots: Sequential Lamination in HDI PCB Manufacturing
07/31/2025 | Matt Stevenson -- Column: Connect the DotsAs HDI technology becomes mainstream in high-speed and miniaturized electronics, understanding the PCB manufacturing process can help PCB design engineers create successful, cost-effective designs using advanced technologies. Designs that incorporate blind and buried vias, boards with space constraints, sensitive signal integrity requirements, or internal heat dissipation concerns are often candidates for HDI technology and usually require sequential lamination to satisfy the requirements.
Target Condition: The 5 Ws of PCB Design Constraints
07/29/2025 | Kelly Dack -- Column: Target ConditionHave you ever sat down to define PCB design constraints and found yourself staring at a settings window with more checkboxes than a tax form? You’re not alone. For many designers—especially those newer to the layout world—the task of setting up design constraints can feel like trying to write a novel in a language you just started learning.