Share on:

Share on LinkedIn Share on X Share on Facebook Share with email

Suggested Items

Siemens Extends Collaboration with TSMC to Advance Integrated Circuit and Systems Design

09/25/2024 | Siemens
Siemens Digital Industries Software today announced it has extended its longstanding collaboration with TSMC through multiple new development projects, product certifications and innovative technology enablement for the foundry’s newest process technologies.

Siemens Collaborates with Samsung Foundry to Expand 3D-IC Enablement Tools

06/14/2024 | Siemens
Siemens Digital Industries Software today announced that, in collaboration with Samsung Foundry, they have developed compelling new capabilities for the manufacture of multi-die packaged designs at advanced nodes and achieved a host of new product certifications for many of Siemens’ industry-leading IC design and verification technologies.

Siemens, TSMC Collaborate to Help Mutual Customers Optimize Designs Using Foundry's Newest Advancements

09/29/2023 | Siemens
Siemens Digital Industries Software announced new certifications and collaborations with longtime partner TSMC, resulting in the successful qualification of multiple industry-leading Siemens EDA product lines for the foundry’s latest process technologies.

Siemens’ Calibre Platform Now Certified for IFS’ Intel 16 Process Technology

07/13/2023 | Siemens
Siemens Digital Industries Software today announced that its industry-leading Calibre nmPlatform tool for integrated circuit design verification is fully certified for the Intel 16 process.

Siemens Unveils Calibre DesignEnhancer for Calibre Correct-by-construction IC Layout Optimization

07/12/2023 | Siemens
Siemens Digital Industries Software today introduces Calibre DesignEnhancer software, an innovative solution that enables integrated circuit (IC), place-and-route (P&R) and full-custom design teams to dramatically improve productivity, boost design quality and reduce time to market by automatically implementing ‘Calibre correct-by-construction’ design layout modifications much earlier in the IC design and verification process.
Copyright © 2024 I-Connect007 | IPC Publishing Group Inc. All rights reserved. Log in