Standard of Excellence: Anticipating Customer Needs Early and Often
The Knowledge Base: At the Forefront of Electronics Manufacturing
Global Citizenship: Training the Next Generation of Talent
Koh Young Shares Revolutionary Advanced Package Inspection Solutions at the SMTA Wafer-Level Packaging Symposium
January 23, 2024 | Koh YoungEstimated reading time: 2 minutes
Koh Young Technology, the leader in True3D™ measurement-based inspection solutions, will be speaking at the SMTA Wafer-Level Packaging Symposium in Burlingame, California on our Multimodal Phase Shift Optics Approach to revolutionize high-speed 3D reconstruction of semiconductor and advanced packages. In the presentation will highlight how high-speed 3D reconstruction addresses the growing demand for electronic components, which necessitates fast and efficient processing. These advancements in measurement technology and AI integration have paved the way for enhanced packaging applications in the semiconductor industry.
During the event on Tuesday, 13 February 2024, Dr. Seung Hyun Lee, Ph.D. will present the paper “High-Speed Die and Component 3D Reconstruction Solution by Multimodal Phase Shift Optics Approach”. Therein he will explain how advancements in optical 3D measurement and the integration of Artificial Intelligence (AI) have paved the way for advanced packaging applications. Multi-modal measurement probes, equipped with enhanced depth of focus, can cover height differences in the latest package designs. Various surface conditions of components, chips, and surfaces are measured by combining an oblique optical system, which ensures stable high-speed measurement of objects with diffuse reflection, with a coaxial optical system, suitable for measuring objects with specular reflection. The integration of AI deep learning technology enables effective processing of various noises encountered during the measurements.
The SMTA WLPS will explore the massive changes in advanced package technology because electrical system architects are directly driving package performance requirements, something which has never happened before. Previously System Architects designed circuits around package limitations because pushing package technologies outside of their “comfort zones” often led to undesirable results. With the rise in transistor costs and the need to improve power efficiency, Silicon Architects have little choice but to push advanced package technologies well beyond their comfort zones.
The Wafer-Level Packaging Symposium will bring together the semiconductor industry’s most respected authorities to address all aspects of wafer-level, 3D device packaging, advanced manufacturing & test technologies. Addressing wafer-level packaging, 3D, and Advanced Manufacturing & Test technologies, the Wafer-Level Packaging Symposium will be at the forefront of packaging technology evolution. The conference will feature attendees from around the globe in the heart of Silicon Valley to immerse themselves in the latest technology and business trends. Register today at www.smta.org/mpage/wafer-register.
Other content from Koh Young:
- The Printed Circuit Assembler’s Guide to… SMT Inspection: Today, Tomorrow, and Beyond by Brent Fischthal. (Download the companion guide here.)
- I-007e Micro Webinar Series: “Smarter Manufacturing Enabled with Inspection Data” by Joel Scutchfield
You can view other titles in the I-007eBooks library here.
Share on:
Suggested Items
IDC: Semiconductor Foundry 2.0 Market is Entering the Growth Phase from Recovery with 11% YoY Growth in 2025
03/24/2025 | IDCAccording to IDC ’s Worldwide Semiconductor Supply Chain Tracking Intelligence latest report, the global semiconductor market, following a recovery in 2024, is expected to experience steady growth in 2025.
Zuken Joins IBM Research AI Hardware Center to Develop Next-Generation AI Hardware Solutions
03/24/2025 | ZukenZuken Inc. announced an agreement with IBM to join the IBM Research AI Hardware Center as a commercial member. The IBM Research AI Hardware Center, a global research hub headquartered at the Albany NanoTech Complex in Albany, NY, aims to develop next-generation chips and systems, including advanced semiconductor packaging, that support the processing power and unprecedented speed that AI requires.
IMAPS and DPC: 21 Years of Elevating Technical Knowledge
03/13/2025 | Marcy LaRont, I-Connect007The IMAPS 21st Device Packaging Conference (DPC) may have taken place at a conference center located down an idyllic desert road showcasing the best of what native Arizona has to offer, but the topics at this conference were anything but laid-back. This important platform for professionals in microelectronics and advanced packaging set the stage for a technology in high demand. Brian Schieman, IMAPS executive director, says the show was organized to demonstrate their commitment to addressing current technological trends and with significant energy directed toward fostering connections within the supply chain.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
03/07/2025 | Andy Shaughnessy, I-Connect007It’s been a busy week. My must-reads include articles and news items on global trends and challenges, groundbreaking technology, the hunt for the elusive young PCB designers, and some personnel changes. We also have a great column on the value of following up and keeping promises. We’re all guilty of “dropping the ball” from time to time, aren’t we?
IMAPS’ Annual Conference Opener in Phoenix ‘Blew My Mind’
03/05/2025 | Marcy LaRont, I-Connect007It was a cool and sunny morning as I headed out to the IMAPS Device Packaging Conference 2025 in Arizona early Tuesday, which featured two compelling keynote speakers, and a day chocked full of technical sessions. IMAPS 2025 also hosted a sold-out exhibit hall with 65 exhibitors from IBM and Heraeus to Cadence and KYZEN, to name just a few. The technology and packaging discussions at this conference blew my mind last year, and it is clear this year would be no different.