Standard of Excellence: Speed vs. Quality in Customer Service
Knocking Down the Bone Pile: Revamp Your Components with BGA Reballing
Global Sourcing Spotlight: Balancing Speed and Flexibility Without Sacrificing Control
Koh Young Shares Revolutionary Advanced Package Inspection Solutions at the SMTA Wafer-Level Packaging Symposium
January 23, 2024 | Koh YoungEstimated reading time: 2 minutes
Koh Young Technology, the leader in True3D™ measurement-based inspection solutions, will be speaking at the SMTA Wafer-Level Packaging Symposium in Burlingame, California on our Multimodal Phase Shift Optics Approach to revolutionize high-speed 3D reconstruction of semiconductor and advanced packages. In the presentation will highlight how high-speed 3D reconstruction addresses the growing demand for electronic components, which necessitates fast and efficient processing. These advancements in measurement technology and AI integration have paved the way for enhanced packaging applications in the semiconductor industry.
During the event on Tuesday, 13 February 2024, Dr. Seung Hyun Lee, Ph.D. will present the paper “High-Speed Die and Component 3D Reconstruction Solution by Multimodal Phase Shift Optics Approach”. Therein he will explain how advancements in optical 3D measurement and the integration of Artificial Intelligence (AI) have paved the way for advanced packaging applications. Multi-modal measurement probes, equipped with enhanced depth of focus, can cover height differences in the latest package designs. Various surface conditions of components, chips, and surfaces are measured by combining an oblique optical system, which ensures stable high-speed measurement of objects with diffuse reflection, with a coaxial optical system, suitable for measuring objects with specular reflection. The integration of AI deep learning technology enables effective processing of various noises encountered during the measurements.
The SMTA WLPS will explore the massive changes in advanced package technology because electrical system architects are directly driving package performance requirements, something which has never happened before. Previously System Architects designed circuits around package limitations because pushing package technologies outside of their “comfort zones” often led to undesirable results. With the rise in transistor costs and the need to improve power efficiency, Silicon Architects have little choice but to push advanced package technologies well beyond their comfort zones.
The Wafer-Level Packaging Symposium will bring together the semiconductor industry’s most respected authorities to address all aspects of wafer-level, 3D device packaging, advanced manufacturing & test technologies. Addressing wafer-level packaging, 3D, and Advanced Manufacturing & Test technologies, the Wafer-Level Packaging Symposium will be at the forefront of packaging technology evolution. The conference will feature attendees from around the globe in the heart of Silicon Valley to immerse themselves in the latest technology and business trends. Register today at www.smta.org/mpage/wafer-register.
Other content from Koh Young:
- The Printed Circuit Assembler’s Guide to… SMT Inspection: Today, Tomorrow, and Beyond by Brent Fischthal. (Download the companion guide here.)
- I-007e Micro Webinar Series: “Smarter Manufacturing Enabled with Inspection Data” by Joel Scutchfield
You can view other titles in the I-007eBooks library here.
Share on:
Testimonial
"Advertising in PCB007 Magazine has been a great way to showcase our bare board testers to the right audience. The I-Connect007 team makes the process smooth and professional. We’re proud to be featured in such a trusted publication."
Klaus Koziol - atgSuggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
10/31/2025 | Nolan Johnson, I-Connect007Last week, the IMPACT conference took place in Taipei, bringing together advanced packaging experts from around the globe to share their knowledge. We’ll be bringing you post-conference coverage over the next few weeks, so look for that in our newsletters, and in the Advanced Electronic Packaging Digest. Other news seemed to have the U.S. at the center of the global discussions. My picks start in Phoenix, where TSMC, NVIDIA, and Amkor are all scrambling to establish new capabilities. There’s nothing like a strong demand signal to cause build-out, and AI chips are doing exactly that.
LPKF Delivers Key Strategic Technology to Fraunhofer's Glass Panel Technology Group
10/29/2025 | LPKFLPKF Laser & Electronics SE is one of the initiators of the Glass Panel Technology Group (GPTG), a consortium encompassing the entire process chain for advanced semiconductor packaging with glass substrates.
Koh Young Unveils Breakthrough Innovations at Productronica and SEMICON Europa 2025
10/28/2025 | Koh YoungKoh Young, the industry leader in True 3D measurement-based inspection and metrology solutions, will showcase a wave of innovations at Productronica and SEMICON Europa 2025, taking place November 18–21 at Messe München, Germany.
Nvidia’s Blackwell Chips Made in Arizona Still Head to Taiwan for Final Assembly
10/27/2025 | I-Connect007 Editorial TeamNvidia has begun production of its next-generation Blackwell GPUs in the United States, but the company still depends heavily on Taiwan to complete the process, The Register reported.
YES Selected to Deliver Full Portfolio of Advanced Packaging Tools for Glass Panel AI and HPC Applications
10/24/2025 | BUSINESS WIREYield Engineering Systems (YES), a leading provider of advanced process equipment for AI and high-performance computing (HPC) semiconductor applications, announced that it has received multiple tool orders from a global leader in AI infrastructure solutions.