Nolan’s Notes: Finding Your Sweet Spot
Standard of Excellence: Delivering Excellence—A Daily Goal
Knocking Down the Bone Pile: Tin Whisker Mitigation in Aerospace Applications, Part 3
Koh Young Shares Revolutionary Advanced Package Inspection Solutions at the SMTA Wafer-Level Packaging Symposium
January 23, 2024 | Koh YoungEstimated reading time: 2 minutes
Koh Young Technology, the leader in True3D™ measurement-based inspection solutions, will be speaking at the SMTA Wafer-Level Packaging Symposium in Burlingame, California on our Multimodal Phase Shift Optics Approach to revolutionize high-speed 3D reconstruction of semiconductor and advanced packages. In the presentation will highlight how high-speed 3D reconstruction addresses the growing demand for electronic components, which necessitates fast and efficient processing. These advancements in measurement technology and AI integration have paved the way for enhanced packaging applications in the semiconductor industry.
During the event on Tuesday, 13 February 2024, Dr. Seung Hyun Lee, Ph.D. will present the paper “High-Speed Die and Component 3D Reconstruction Solution by Multimodal Phase Shift Optics Approach”. Therein he will explain how advancements in optical 3D measurement and the integration of Artificial Intelligence (AI) have paved the way for advanced packaging applications. Multi-modal measurement probes, equipped with enhanced depth of focus, can cover height differences in the latest package designs. Various surface conditions of components, chips, and surfaces are measured by combining an oblique optical system, which ensures stable high-speed measurement of objects with diffuse reflection, with a coaxial optical system, suitable for measuring objects with specular reflection. The integration of AI deep learning technology enables effective processing of various noises encountered during the measurements.
The SMTA WLPS will explore the massive changes in advanced package technology because electrical system architects are directly driving package performance requirements, something which has never happened before. Previously System Architects designed circuits around package limitations because pushing package technologies outside of their “comfort zones” often led to undesirable results. With the rise in transistor costs and the need to improve power efficiency, Silicon Architects have little choice but to push advanced package technologies well beyond their comfort zones.
The Wafer-Level Packaging Symposium will bring together the semiconductor industry’s most respected authorities to address all aspects of wafer-level, 3D device packaging, advanced manufacturing & test technologies. Addressing wafer-level packaging, 3D, and Advanced Manufacturing & Test technologies, the Wafer-Level Packaging Symposium will be at the forefront of packaging technology evolution. The conference will feature attendees from around the globe in the heart of Silicon Valley to immerse themselves in the latest technology and business trends. Register today at www.smta.org/mpage/wafer-register.
Other content from Koh Young:
- The Printed Circuit Assembler’s Guide to… SMT Inspection: Today, Tomorrow, and Beyond by Brent Fischthal. (Download the companion guide here.)
- I-007e Micro Webinar Series: “Smarter Manufacturing Enabled with Inspection Data” by Joel Scutchfield
You can view other titles in the I-007eBooks library here.
Share on:
Suggested Items
YES Delivers Multiple VertaCure LX Systems
07/08/2025 | BUSINESS WIREYield Engineering Systems (YES), a leading provider of process equipment for AI and HPC semiconductor applications, announced the delivery of multiple VertaCure™ LX curing systems to one of Taiwan’s top outsourced semiconductor assembly and test (OSAT) providers.
AI, HPC Fuel Advances in Packaging Technology 3DIC, FOPLP, and Chiplet Forums Gain Global Spotlight
07/03/2025 | SEMIAs demand for AI and HPC accelerates, the semiconductor industry is embracing a new era. With Moore’s Law slowing and scaling challenges rising, technologies like 3DIC, panel-level fan-out (FOPLP), chiplets, and co-packaged optics (CPO) are becoming essential for next-level performance and system integration.
Xanadu Opens $10M Advanced Photonic Packaging Facility in Ontario
06/25/2025 | PRNewswireXanadu, a world leader in photonic quantum computing, has opened a $10M world-leading advanced photonic packaging facility in Toronto. This facility represents a significant leap in Canada's quantum supply chain resilience and technical capacity.
KYZEN to Feature MICRONOX Semiconductor Grade Cleaning Chemistries at CHIPcon 2025
06/24/2025 | KYZEN'KYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the CHIPLET and Heterogeneous Integration Packaging Conference and Exhibition, or CHIPcon, scheduled to take place July 7-10 at the San Jose Marriott
NHanced Semiconductors VP Charles Woychik to Deliver Keynote at SMTA’s Symposium on Counterfeit Parts & Materials
06/18/2025 | NHanced SemiconductorsAt the upcoming SMTA Symposium on Counterfeit Parts & Materials, NHanced Semiconductors vice-president Dr. Charles Woychik will deliver a keynote address detailing the critical role of advanced packaging technologies needed to build a more resilient and advanced Outsourced Assembly and Test (OSAT) sector in the U.S. A strategic focus on advanced packaging technologies.