-
-
News
News Highlights
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLearning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
The Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
IPC Design Competition Champion Crowned at IPC APEX EXPO 2024
April 24, 2024 | IPCEstimated reading time: 1 minute
At IPC APEX EXPO 2024 in Anaheim, California, five competitors squared off to determine who was the best of the best at PCB design.
As finalists in the third annual IPC Design Competition, the five designers were invited to IPC APEX EXPO to compete in a five-hour layout challenge, to place components and route a board, compliant to relevant IPC standards. As part of the finals heat, competitors used Altium Designer, and a project was provided with stackup and board geometry complete, with certain critical components pre-placed. All other components were left to be placed at the discretion of the competitors.
At the end of the round, each competitor delivered their project file to judges Kris Moyer and Patrick Crawford, IPC; Steve Roy, Roy Design and Manufacturing Service; Russell Steiner, Amphenol; Kevin Kusiak and David Caputa, Lockheed Martin. The judges placed weight on examining completeness of the board (i.e., how many routed nets) vs. critical errors – namely short circuits, clearance violations, via producibility, and various signal integrity aspects.
After an intense 2.5-hour judging process, Dinesh G., lead turnkey, Sienna ECAD, took first place with his PCB design.
Second place went to Paul Brionez, CID+, senior PCB design layout engineer, Wisk Aero. Third place went to Ajeesh Francis, senior PCB engineer, Tessolve Semiconductor Pvt. Ltd.
Runners-up included: Joseph Chiu, ToyBuilder Labs and Harish G., senior engineer, R&D-Mobility, Exicom Tele-Systems Ltd.
To learn more about IPC’s design initiative, visit ipc.org/solutions/ipc-design.
Suggested Items
Würth Elektronik Now an Infineon ‘Preferred Partner’
03/13/2025 | Wurth Elektronik eiSosWürth Elektronik, one of the leading manufacturers of electronic and electromechanical components, is broadening its collaboration with semiconductor manufacturers.
Elementary Mr. Watson: Ensuring a Smooth Handoff From PCB Design to Fabrication
03/13/2025 | John Watson -- Column: Elementary, Mr. WatsonAt the 2020 Tokyo Summer Olympics, the U.S. men's 4x100-meter relay team had high hopes of winning a medal. The team comprised some of the fastest sprinters in the world, but something went wrong. In a relay, four runners must smoothly pass their baton to the next runner inside a zone on the track. If a runner drops the baton or it’s passed outside the zone, the team risks disqualification. The U.S. team’s pass between the second and third runner was messy, slowing them down. By the time the last runner received the baton, the team had lost too much time. They finished sixth in their heat and didn’t qualify for the final.
Ventec International Group Announce Launch of VT-47LT IPC4101 /126 Prepreg for HDI
03/12/2025 | Ventec International GroupVentec International Group announce launch of VT-47LT IPC4101 / 126 Prepreg. Are Microvia Failures Plaguing Your HDI Any Layer Designs? High-density interconnect (HDI) designs are pushing the envelope - higher layer count HDI relies on complex microvia designs: skip vias, staggered microvias, and stacked microvias in sequential laminations.
TI Introduces the World's Smallest MCU, Enabling Innovation in the Tiniest of Applications
03/12/2025 | PRNewswireTexas Instruments (TI) introduced the world's smallest MCU, expanding its comprehensive Arm® Cortex®-M0+ MSPM0 MCU portfolio. Measuring only 1.38mm2, about the size of a black pepper flake, the wafer chip-scale package (WCSP) for the MSPM0C1104 MCU enables designers to optimize board space in applications such as medical wearables and personal electronics, without compromising performance.
Speaking the Same Language as Your Fabricator
03/12/2025 | Andy Shaughnessy, Design007 MagazineWe do indeed have a failure to communicate; designers and fabricators often seem to be talking past each other, which can lead to jobs being put on hold. We asked Jen Kolar, VP of engineering for Monsoon Solutions, and columnist Kelly Dack to share their thoughts on ways that we can break down the communication barrier between design and fabrication. As they point out, a design kickoff checklist and a solid review process can be invaluable tools in a designer’s toolbox.