-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueRules of Thumb
This month, we delve into rules of thumb—which ones work, which ones should be avoided. Rules of thumb are everywhere, but there may be hundreds of rules of thumb for PCB design. How do we separate the wheat from the chaff, so to speak?
Partial HDI
Our expert contributors provide a complete, detailed view of partial HDI this month. Most experienced PCB designers can start using this approach right away, but you need to know these tips, tricks and techniques first.
Silicon to Systems: From Soup to Nuts
This month, we asked our expert contributors to weigh in on silicon to systems—what it means to PCB designers and design engineers, EDA companies, and the rest of the PCB supply chain... from soup to nuts.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
High Temperature Component Warpage as a Function of Moisture Sensitivity (MSL) Rating
May 29, 2024 | Neil Hubble, AkrometrixEstimated reading time: 2 minutes
Editor’s Note: This paper was originally published in the Proceedings of SMTA International, Rosemont, IL, September 22–26, 2019.
Background
Moisture sensitivity requirements for non-hermetic surface mount devices are defined in the joint IPC/JEDEC standard J-STD-020E, “Joint IPC/JEDEC Standard for Moisture/Reflow Sensitivity Classification for Non-hermetic Surface-Mount Devices,” last updated in December 2014.
This standard allows customers and suppliers to place electronics devices into specific categories, defined into 8 different moisture sensitivity levels (MSL). Test method criteria are defined within this standard to define MSL levels for different packages.
A subsection of MSLs are shown in Figure 1, showing the MSL 3 and 4 used in this study.
The absorption of moisture inside a package can cause vapor pressure within the package. In some cases, this vapor pressure can cause internal delamination of the internal components of the package, and in more extreme cases a “popcorning” effect on the sample surface. The popcorn effect would be seen by warpage analysis, but it isn’t clear whether lesser cases of internal delamination will play a role in warpage levels over reflow. Package warpage is generally accepted to be mainly driven by CTE mismatch between package materials, thus an additional force, such as vapor pressure, is expected to have some level of impact. However, the impact of vapor may not be statistically relevant and may be within the noise of measurement resolution and/or test variation.
One common method for identifying internal package delamination is scanning acoustic microscopy (SAM). This method can look inside a package for delamination. SAM, or C-SAM, is performed in water and is not used for behavior of a package through reflow temperatures.
A previous iNEMI study “Recent Trends of Package Warpage Characteristic,” also asked the question of relations between moisture exposure and warpage. However, this study was unable to find any statistically relevant relation between moisture exposure and warpage. Further studies related to MSL levels have also found that the length of a reflow profile can play a role in the effects of moisture exposure on reliability.
Component warpage is a well-established reliability and yield concern for electronics packaging. Multiple industry standards define allowable warpage levels and component testing best practices, including JEDEC JESD22-B112B, JEITA ED-7306, and IPC-7095D. These standards are used for testing approaches within this study, as well as data analysis.
Additionally, numerous published studies show the relationship between component thermal warpage and surface mount defects. These studies include such titles as, “Reflow Warpage Induced Interconnect Gaps between Package/PCB and PoP Top/Bottom Packages” and “Effect of Package Warpage and Composite CTE on Failure Modes in Board-Level Thermal Cycling”, to name a few.
Continue reading the rest of this white paper in the May 2024 Issue of SMT007 Magazine.
Suggested Items
iNEMI HDI Socket Warpage Prediction and Characterization Webinar
11/15/2024 | iNEMIHigh-density interconnect (HDI) sockets, primarily designed for CPUs and GPUs, are shifting toward larger form factors as the number of interconnect pins increases.
DELO Introduces UV-approach for Fan-out Wafer-level Packaging
10/25/2024 | DELODELO has developed a new approach for fan-out wafer-level packaging (FOWLP). Its feasibility study shows: With the use of UV-curable molding materials instead of heat curing ones, warpage and die shift can be reduced significantly. Additionally, this leads to improvements in curing time and minimizes the energy consumption.
Real Time with... IPC APEX EXPO 2024: Innovations in Thermal, Warpage, and Strain Metrology
04/17/2024 | Real Time with...IPC APEX EXPOEditor Nolan Johnson talks with Neil Hubble, president of Akrometrix, about the company's leadership in thermal, warpage, and strain metrology. Neil details how Akrometrix is committed to addressing customer challenges through technological evolution, innovative solutions, and a focus on data processing. A tabletop unit for thermal warpage testing is showcased at IPC APEX EXPO this year.
Indium’s Wisdom Qu to Present at SMTA China South Technical Conference
09/29/2023 | Indium CorporationIndium Corporation Regional Product Manager Wisdom Qu will present at the SMTA China South Technical Conference, held in conjunction with NEPCON Asia, on October 11 in Shenzhen, China.
SHENMAO's New Anti-HoP Lead-Free Solder Paste Developed to Prevent HoP Issues
03/13/2023 | SHENMAO America, Inc.SHENMAO America, Inc. has released its new Anti-HoP Lead-Free Solder Paste PF606-P130N. The paste is specially designed for the SMT process to prevent head-on-pillow (HoP) issues.