Beyond Design: AI-driven Inverse Stackup Optimization
Global PCB Connections: Following DFM Rules Leads to Better Boards
Elementary Mr. Watson: How to Reinvent Your Professional Journey
SEMI EuroPAT Workshop to Highlight the Future of Semiconductor Packaging Manufacturing in Europe
August 6, 2024 | SEMIEstimated reading time: 1 minute
The EuroPAT Workshop, an annual event of the SEMI Integrated Packaging Assembly & Testing European Chapter Technology Community (ESiPAT-TC), taking place from 9-10 September, 2024 in Berlin, will feature manufacturing and supply chain trends for semiconductor packaging, assembly, and test in Europe. Themed Semiconductor Packaging Manufacturing in Europe – Growing or Vanishing? , the third edition of the workshop will showcase collaboration among Outsourced Semiconductor Assembly and Test (OSAT) providers and Semiconductor Packaging, Assembly, and Test Service Providers (SPAT-SPs) that is instrumental for the resilience of Europe’s microelectronics industry. Registration is open.
SEMIAs the complexity of semiconductor technologies increases, collaborative Chip-Package-Board-System co-design is becoming a focal point for Integrated Device Manufacturers (IDMs) and Original Equipment Manufacturers (OEMs). Workshop attendees will deep dive into this complex framework and explore the future of electronics packaging, assembly, and test. Additionally, the workshop will disseminate results of the Pack4EU, a European funded project assessing the current status and evolving needs of packaging, assembly, and test in Europe.
"SEMI Europe looks forward to welcoming leading packaging, assembly and test experts to the EuroPAT Workshop in Berlin," said Laith Altimime, President of SEMI Europe. “The exceptional lineup of speakers will offer insights into vital trends for semiconductor packaging manufacturing.”
This year’s EuroPAT Workshop will be hosted by Swissbit Germany AG on day one and the Mercure Hotel MOA on day two. The workshop will present a broad scope of topics including:
- Packaging, assembly and test manufacturing in Europe
- The role of European OSATs and SPAT-SPs
- Semiconductor packaging supply chain
- EU Chips Act updates for packaging
- Coordination and Support Action (CSA) and Pack4EU Chips Joint Undertaking (Chips JU) updates
- European markets and applications strengths and weaknesses
- Technology transfer from pilot lines in RTO and industrial pilot lines
- Collaboration in open advanced packaging piloting facilities
Share on:
Suggested Items
Biden-Harris Administration Announces CHIPS Incentives Award with Amkor Technology to Bring End-to-End Chip Production to the U.S.
12/25/2024 | U.S. Department of CommerceThe Biden-Harris Administration announced that the U.S. Department of Commerce awarded Amkor Technology Arizona, Inc., a subsidiary of Amkor Technology, Inc., up to $407 million in direct funding under the CHIPS Incentives Program’s Funding Opportunity for Commercial Fabrication Facilities.
Effects of Advanced Packaging and Stackup Design
12/26/2024 | I-Connect007 Editorial TeamKris Moyer teaches several PCB design classes for IPC and Sacramento State, including advanced PCB design. His advanced design classes take on some really interesting topics, including the impact of a designer’s choice of advanced packaging upon the design of the layer stackup. Kris shares his thoughts on the relationship between packaging and stackup, what PCB designers need to know, and why he believes, “The rules we used to live by are no longer valid.”
The Knowledge Base: The Era of Advanced Packaging
12/23/2024 | Mike Konrad -- Column: The Knowledge BaseThe semiconductor industry is at a pivotal juncture. As the traditional scaling predicted by Moore's Law encounters significant physical and economic barriers, transistor density can no longer double every two years without escalating costs and complications. As a result, the industry is shifting its focus from chip-level advancements to innovative packaging and substrate technologies. I Invited Dr. Nava Shpaisman, strategic collaboration manager at KLA, to provide some insight.
Toray Engineering Launches TRENG-PLP Coater: Panel Level Coater for Advanced Semiconductor Packaging
12/17/2024 | ACCESSWIREToray Engineering Co., Ltd. has developed the TRENG-PLP Coater, a high-accuracy coating device for panel level packaging PLP is an advanced semiconductor packaging technology, for which there is growing demand particularly from AI servers and data centers. Sales of the TRENG-PLP Coater will commence in December 2024.
Global Semiconductor Market to Grow by 15% in 2025, Driven by AI
12/13/2024 | IDCThe global demand for artificial intelligence (AI) and high-performance computing (HPC) will continue to rise, growing by over 15% in 2025, according to IDC ’s latest Worldwide Semiconductor Technology Supply Chain Intelligence report. Major application markets, ranging from cloud data centers to specific industry segments, are expected to undergo upgrades, heralding a new boom for the semiconductor industry.