-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueInner Layer Precision & Yields
In this issue, we examine the critical nature of building precisions into your inner layers and assessing their pass/fail status as early as possible. Whether it’s using automation to cut down on handling issues, identifying defects earlier, or replacing an old line...
Engineering Economics
The real cost to manufacture a PCB encompasses everything that goes into making the product: the materials and other value-added supplies, machine and personnel costs, and most importantly, your quality. A hard look at real costs seems wholly appropriate.
Alternate Metallization Processes
Traditional electroless copper and electroless copper immersion gold have been primary PCB plating methods for decades. But alternative plating metals and processes have been introduced over the past few years as miniaturization and advanced packaging continue to develop.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
Sondrel Announces Advanced Modelling Process for AI Chip Designs
September 10, 2024 | SondrelEstimated reading time: 2 minutes
Sondrel, a leading provider of ultra-complex custom chips for leading global technology brands, has announced an Advanced Modelling Process for AI chip designs. This runs through every stage of a chip’s design to ‘prove’ that the design is what was specified – Functional Verification -- and that it does what it is supposed do – Performance Verification.
Paul Martin, Sondrel’s Global Field Engineering Director, explained, “AI chips are extremely complex to design because of the huge amounts of data that have to flow round them between the heterogeneous processors, IO and the memory. There cannot be periods when the processors are stalled waiting for data, which is made more complicated when the chip has several different types of processors each with different data traffic requirements. This new Process enables us to analyse and balance the dataflow through the chip whilst executing the software workloads on the AI chip.
“This uses accurate, cycle-based, system performance modelling early in the design cycle in advance of RTL development, enabling us to check that the design will meet its specification. The Process then continually evolves as RTL and eventually silicon becomes available to validate the design performs as specified. To accelerate the design process, we base the design on our Architecting the Future platform to ensure that we have a reliable, predictable path to market. This means we are reusing pre-verified design elements in the Process that constrain the solution space whilst ensuring high confidence in the integration of those elements, which also reduces risk and time to market.”
Power consumption by AI is a hot topic with some predictions saying that the power consumption of data centres could as much as triple the world’s energy needs. With AI proliferating everywhere to make devices smarter, there is an obvious drive to process data as much as possible before sending it to the cloud – so called AI at the Edge. To do this efficiently means that the power consumption of these compute intensive chips must be minimised which means using advanced nodes to hit the targets. Sondrel has always specialised in designing at the leading edge of chip technology and is currently working on 3nm designs. Advanced process technologies enable the power usage to be constrained whilst delivering the performance from using billions of transistors required from these ultra-complex custom chips.
A key to the Process is that it is able to extract the behavioural interaction between the processors and the memory and then map it onto the rest of the chip’s functions. This insight enables Sondrel’s designers to see how the chip is performing and to optimise the design to achieve the required balance of Power, Performance and Area.
Suggested Items
ITW EAE Achieves ISO 14001 Certification Across All Manufacturing Sites
01/14/2025 | ITW EAEITW EAE, the Electronic Assembly Equipment division of ITW, proudly announces that its manufacturing facilities in Camdenton, Missouri; Lakeville, Minnesota; and Suzhou, China have achieved ISO 14001 certification.
January 2025 Issue of Design007 Magazine: The Designer of the Future
01/13/2025 | I-Connect007 Editorial TeamAs we enter the new year, it’s a great time to be a PCB designer. The job is more complex than ever, and a lot of fun too. We can only wonder what the PCB designers of 1975 would think about the typical PCB designer’s workday. What will the designers' job be like for the next generations?
The Shaughnessy Report: The Designer of Tomorrow
01/14/2025 | Andy Shaughnessy -- Column: The Shaughnessy ReportIt’s a great time to be a PCB designer. The job is more complex than ever, but it's also a lot of fun. We can only wonder what the PCB designers of 1975 would think about today’s typical workday. What will the designer's job look like in the future? There has been a move toward working remotely, driven partly by the COVID pandemic and partly by reality: Many experienced designers simply will not relocate, even for a more lucrative job.
IPC Announces New Training Course: PCB Design for Manufacturability
01/10/2025 | IPCThis three-week online program, taught by an industry expert with over 40 years of experience, is designed to equip PCB designers with the knowledge and skills to reduce or eliminate design, documentation, and capability issues that often arise during PCB fabrication.
Focus on electronica: Future Challenges From a Designer’s Viewpoint
01/09/2025 | I-Connect007 Editorial TeamThomas Romont is CEO of WorldWide Electronic Circuits in Nantes, France, and chair of the IPC Designers Council France. He gave a presentation at electronica titled Challenges for the Future From a PCB/PCBA Designer Perspective. We asked Thomas to share his thoughts about the class, why this topic is so important, and what he hoped attendees would take away from his class.