-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueRules of Thumb
This month, we delve into rules of thumb—which ones work, which ones should be avoided. Rules of thumb are everywhere, but there may be hundreds of rules of thumb for PCB design. How do we separate the wheat from the chaff, so to speak?
Partial HDI
Our expert contributors provide a complete, detailed view of partial HDI this month. Most experienced PCB designers can start using this approach right away, but you need to know these tips, tricks and techniques first.
Silicon to Systems: From Soup to Nuts
This month, we asked our expert contributors to weigh in on silicon to systems—what it means to PCB designers and design engineers, EDA companies, and the rest of the PCB supply chain... from soup to nuts.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
PCB Surface Topography and Copper Balancing Under Large Form Factor BGAs
October 1, 2024 | Neil Hubble, Akrometrix and Gary A. Brist, Intel CorporationEstimated reading time: 1 minute
Editor’s Note: This paper was originally published in the Proceedings of IPC APEX EXPO 2024.
Background
As CPU and GPU packages grow larger and contain higher pin/ball counts, the importance of managing the printed circuit board (PCB) surface coplanarity for package assembly increases. The PCB surface coplanarity under a package is a product of both the global bow/twist of the PCB and the local surface topography under the package. In general, the surface topography is dependent the choice of material and layer stackup and the interaction between the innerlayer copper patterns and prepreg resin flow.
Advances in chiplet design and heterogeneous integration solutions in electronic packaging are enabling complex packages with increasing total die areas, resulting in the need for larger CPU and GPU packages1. Based on trends and advances in package integration, it is expected that future packages exceeding 100–120 mm on a package edge will become more common. This increases the challenge of the second-level interconnect (SLI) assembly processes when attaching the package to the PCB due to the combined coplanarity and topography variations of the PCB and package. These combined influences between the PCB and package are the key drivers of SLI defects such as solder bridging or solder joint opens during PCB assembly.2,3 Figure 1 is a graphical depiction of how the global PCB warpage or curvature under the package must be smaller for larger packages to achieve the same PCB coplanarity under the package.
Figure 1: PCB coplanarity under package.
The characterization of PCB coplanarity under the package footprint has been studied historically, including influences of assembly temperatures on dynamic PCB coplanarity as the PCB and package move together through the assembly reflow temperature profile.4,5,6 Other works have shown how the choice of PCB materials, fabrication process conditions, and design each impact global PCB bow/twist and warpage7.
To continue reading this article, which originally published in the September 2024 SMT007 Magazine, click here.
Suggested Items
Occam Strengthens Leadership Team with Addition of PCB Expert Dana Korf
11/14/2024 | The Occam GroupThe Occam Group, developers of an innovative advanced electronics manufacturing methodology announced the addition of Dana Korf (Korf Consultancy) to its leadership team. Korf, a seasoned PCB professional, will play a pivotal role in driving innovation and expanding Occam’s capabilities for the electronics industry.
NetVia Group Invests in KLA's Frontline InCAM Pro Software
11/14/2024 | EpecNetVia Group, a leading provider of advanced printed circuit boards (PCBs) and solutions for high-reliability industries, proudly announces its investment in and implementation of Frontline InCAM® Pro software.
BOOK EXCERPT: The Printed Circuit Designer’s Guide to... DFM Essentials, Chapter 2
11/14/2024 | I-Connect007 Editorial TeamThe guidelines offered in this book are based on both ASC recommendations and IPC standards with the understanding that some may require adjustment based on the material set, fabricator processes, and other design constraints. This chapter discusses panelization, placing PCBs on manufacturing panels, highlighting features like coupons, borders, and scoring to maximize material utilization and reduce costs, and detailing preferred panel sizes and modifications.
International Electronics Circuit Exhibition (Shenzhen) Coming Dec. 4–6
11/14/2024 | Edy Yu, I-Connect007HKPCA hosts the 22nd annual International Electronics Circuit Exhibition (Shenzhen) (HKPCA Show), Dec. 4-6, at the Shenzhen International Convention and Exhibition Center (Bao’an) in Halls 5, 6, 7, and 8. With more than 600 global brands and emerging companies, it is one of the world's largest gatherings for the circuit board and electronic assembly industry. The theme of the event is "AI Powers the Future." It will focus on AI, high-end PCBs, high-performance materials, smart automation, and other hot topics. It will showcase innovative processes and technologies across the PCB and PCBA industry chain, bringing together global elites and resources to drive ongoing development.
Global PCB Connections: A Technical Overview of Long-flex Printed Circuit Boards
11/14/2024 | Jerome Larez -- Column: Global PCB ConnectionsFlex printed circuit boards are an essential advancement in the electronics industry, enabling the development of flexible, lightweight, and durable electronic designs. As technology has evolved, long-flex PCBs have emerged as a key component in applications requiring extended or intricate routing paths. Because of their use in automotive, commercial, and medical devices, designers are becoming more comfortable designing PCBs with this technology. This column will explore their attributes and role in modern products. I will also offer some essential tips for designing with manufacturability in mind.