-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssuePartial HDI
Our expert contributors provide a complete, detailed view of partial HDI this month. Most experienced PCB designers can start using this approach right away, but you need to know these tips, tricks and techniques first.
Silicon to Systems: From Soup to Nuts
This month, we asked our expert contributors to weigh in on silicon to systems—what it means to PCB designers and design engineers, EDA companies, and the rest of the PCB supply chain... from soup to nuts.
Cost Drivers
In this month’s issue of Design007 Magazine, our expert contributors explain the impact of cost drivers on PCB designs and the need to consider a design budget. They discuss the myriad design cycle cost adders—hidden and not so hidden—and ways to add value.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
PCB Surface Topography and Copper Balancing Under Large Form Factor BGAs
October 1, 2024 | Neil Hubble, Akrometrix and Gary A. Brist, Intel CorporationEstimated reading time: 1 minute
Editor’s Note: This paper was originally published in the Proceedings of IPC APEX EXPO 2024.
Background
As CPU and GPU packages grow larger and contain higher pin/ball counts, the importance of managing the printed circuit board (PCB) surface coplanarity for package assembly increases. The PCB surface coplanarity under a package is a product of both the global bow/twist of the PCB and the local surface topography under the package. In general, the surface topography is dependent the choice of material and layer stackup and the interaction between the innerlayer copper patterns and prepreg resin flow.
Advances in chiplet design and heterogeneous integration solutions in electronic packaging are enabling complex packages with increasing total die areas, resulting in the need for larger CPU and GPU packages1. Based on trends and advances in package integration, it is expected that future packages exceeding 100–120 mm on a package edge will become more common. This increases the challenge of the second-level interconnect (SLI) assembly processes when attaching the package to the PCB due to the combined coplanarity and topography variations of the PCB and package. These combined influences between the PCB and package are the key drivers of SLI defects such as solder bridging or solder joint opens during PCB assembly.2,3 Figure 1 is a graphical depiction of how the global PCB warpage or curvature under the package must be smaller for larger packages to achieve the same PCB coplanarity under the package.
Figure 1: PCB coplanarity under package.
The characterization of PCB coplanarity under the package footprint has been studied historically, including influences of assembly temperatures on dynamic PCB coplanarity as the PCB and package move together through the assembly reflow temperature profile.4,5,6 Other works have shown how the choice of PCB materials, fabrication process conditions, and design each impact global PCB bow/twist and warpage7.
To continue reading this article, which originally published in the September 2024 SMT007 Magazine, click here.
Suggested Items
High Density Packaging User Group Announces Dynamic Electronics Membership
10/14/2024 | High Density Packaging User GroupHigh Density Packaging User Group (HDP) is pleased to announce that Dynamic Electronics Co., Ltd. (Dynamic) has become a member.
CEE PCB Appoints Johnny Gutierrez Regional Sales Manager
10/14/2024 | CEE PCBTom Yang, CEO of CEE PCB, has announced the appointment of industry veteran Johnny Gutierrez to the position of Regional Sales Manager for North America.
Happy’s Tech Talk #33: Wet Process Management and Control
10/14/2024 | Happy Holden -- Column: Happy’s Tech TalkMy August column introduced sensors that are useful in measuring critical components of the various wet processes in printed circuit fabrication. Now, I will close the loop and discuss building automatic controllers. Table 1 shows the three phases of process control. Hopefully, you have conducted some type of wet process audit using the worksheet in my last column and now have some idea of where improved process control will improve performance.
Pulsonix Version 13 Extends MCAD Integration with the IDX Collaboration Interface
10/11/2024 | PulsonixPulsonix, the Electronic Design Automation (EDA) company delivering technology-leading PCB design solutions, today announces the 2024 release of Pulsonix - Version 13.0.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
10/11/2024 | Andy Shaughnessy, Design007 MagazineThis week’s roundup is a duke’s mixture of news items and interviews with industry experts from design, fabrication and assembly. There’s a lot going on in electronics now. We’ll be bringing you full coverage of SMTA International the week of Oct. 20-24, so stay tuned.