Beyond Design: Slaying Signal Integrity Villains
Elementary Mr. Watson: Running the Signal Gauntlet
The Shaughnessy Report: Winning the Signal Integrity Battle
SMTA Announces Wafer-Level Packaging Symposium Program
January 8, 2025 | SMTAEstimated reading time: 1 minute
The SMTA is excited to announce the technical program for the 2025 Wafer-Level Packaging Symposium. The symposium will be held February 18-20, 2025 at The Hyatt Regency San Francisco Airport in San Francisco, California.
The technical program features a special keynote presentation. On Wednesday, February 19, 2025, Eric Breckenfeld, Nvidia, and Erik Hadland, Semiconductor Industry Association, will co-present, “The CHIPS and Science Act: Past, Present and Future of U.S. Microelectronics R&D.”
Technical sessions include over 20 expert speakers who delve into wafer-level packaging advances, assembly/integration process, novel interconnect & packaging process and materials, substrate/integration platform, test & metrology, fan-out wafer-level packaging, and more. The program features presentations from leading companies including adeia, Nvidia, NHanced Semiconductors, Semiconductor Industry Association, and universities such as Hanyang University, Yokohama National University, and more.
The symposium kicks off with two professional development courses on Tuesday, February 18, 2025. The first course, “Materials for Semiconductor Packaging,” will be instructed by Terry Alford, Arizona State University. Gamal Refai Ahmed, Ph.D., AMD, will instruct the second course, “Current & Future Challenges and Solutions in AI & HPC System & Thermal Management.” Access to these courses is included in standard registration.
Registration for this event is open. Click here to register. Discounted rates are available by registering on or before January 27, 2025. All presentations, professional development courses and events open to attendees are included in registration.
Share on:
Testimonial
"We’re proud to call I-Connect007 a trusted partner. Their innovative approach and industry insight made our podcast collaboration a success by connecting us with the right audience and delivering real results."
Julia McCaffrey - NCAB GroupSuggested Items
Knocking Down the Bone Pile: Best Practices for Electronic Component Salvaging
09/17/2025 | Nash Bell -- Column: Knocking Down the Bone PileElectronic component salvaging is the practice of recovering high-value devices from PCBs taken from obsolete or superseded electronic products. These components can be reused in new assemblies, reducing dependence on newly purchased parts that may be costly or subject to long lead times.
On the Line With… Podcast: UHDI and RF Performance
09/17/2025 | I-Connect007I-Connect007 is excited to announce the release of a new episode in its latest On the Line with... podcast series, which shines a spotlight on one of the most important emerging innovations in electronics manufacturing: Ultra-High-Density Interconnect (UHDI).
The Marketing Minute: Cracking the Code of Technical Marketing
09/17/2025 | Brittany Martin -- Column: The Marketing MinuteMarketing is never a one-size-fits-all endeavor, but the challenges are magnified for highly technical industries like electronics. Products and processes are complex, audiences are diverse, and the stakes are high, especially when your customers are engineers, decision-makers, and global partners who depend on your expertise.
EV Group Achieves Breakthrough in Hybrid Bonding Overlay Control for Chiplet Integration
09/12/2025 | EV GroupEV Group (EVG), a leading provider of innovative process solutions and expertise serving leading-edge and future semiconductor designs and chip integration schemes, today unveiled the EVG®40 D2W—the first dedicated die-to-wafer overlay metrology platform to deliver 100 percent die overlay measurement on 300-mm wafers at high precision and speeds needed for production environments. With up to 15X higher throughput than EVG’s industry benchmark EVG®40 NT2 system designed for hybrid wafer bonding metrology, the new EVG40 D2W enables chipmakers to verify die placement accuracy and take rapid corrective action, improving process control and yield in high-volume manufacturing (HVM).
ROHM Develops Ultra-Compact CMOS Op Amp: Delivering Industry-Leading Ultra-Low Circuit Current
09/11/2025 | ROHMROHM’s ultra-compact CMOS Operational Amplifier (op amp) TLR1901GXZ achieves the industry’s lowest operating circuit current.