-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueTraining New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
The Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
Advanced Packaging and Stackup Design
This month, our expert contributors discuss the impact of advanced packaging on stackup design—from SI and DFM challenges through the variety of material tradeoffs that designers must contend with in HDI and UHDI.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
TASMIT Launches Large Glass Substrate Inspection System for Advanced Semiconductor Packaging
March 4, 2025 | ACCESSWIREEstimated reading time: 1 minute

TASMIT Inc. has launched a new inspection system for glass substrates as part of its INSPECTRA® series of semiconductor wafer visual inspection systems, which has gained attention for its high efficiency in advanced semiconductor manufacturing.
The system detects not only pattern defects and foreign particles but also cracks and other defects specific to glass substrates, and is compatible with glass core interposers and rewiring glass carriers, which are used in panel level packaging (PLP) and other applications.
Semiconductor manufacturers have previously introduced inspection systems for detecting surface defects on glass substrates, but this is the industry's first system capable of inspecting both the front and back surfaces as well as the internal structure to date.
TASMIT aims to supply the large glass substrate inspection system to manufacturers of advanced semiconductors, such as PLP, targeting 1 billion yen in orders in FY2025 and 2 billion yen in FY2030.
Currently, in 2.5D packaging, a next-generation semiconductor manufacturing technology, the increasing performance of semiconductors has led to larger semiconductor chips and a higher number of chips per package due to greater integration. As a result, interposers, which serve as intermediate components that electrically connect the chips to the substrate, are also being scaled up.
Traditionally, silicon interposers made from 12-inch silicon wafers have been used, but since wafers are circular, the number of chips that can be produced from a single wafer is limited, making it difficult to meet growing demand. As an alternative, glass substrates are gaining attention as they can be manufactured in large substrate sizes and are suitable for high-density packaging, this new system is compatible with industry-standard 650mm square glass substrates.
However, as glass is prone to microscopic cracks, semiconductors produced using glass substrates may experience operational stability issues, requiring their removal during processing. Traditionally, surface inspection has relied on optical technology, but due to the design of the inspection equipment, only surface defects could be detected, and no equipment could identify backside or internal defects.
Building on the core specifications of the conventional INSPECTRA® series, a new developed glass substrate defect detection and analysis algorithm and an optical inspection mechanism utilizing polarized light have been installed, enabling the industry's first-ever double-sided and internal defect inspection. It also retains the high inspection speed, 40 seconds per panel, of the INSPECTRA® series, which enables 100% inspection and helps prevent defective products from reaching the market.
Suggested Items
iMAPS’ Annual Conference Opener in Phoenix ‘Blew My Mind’
03/05/2025 | Marcy LaRont, I-Connect007It was a cool and sunny morning as I headed out to the iMAPS Device Packaging Conference 2025 in Arizona early Tuesday, which featured two compelling keynote speakers, and a day chocked full of technical sessions. iMAPS 2025 also hosted a sold-out exhibit hall with 65 exhibitors from IBM and Heraeus to Cadence and KYZEN, to name just a few. The technology and packaging discussions at this conference blew my mind last year, and it is clear this year would be no different.
TRUMPF, SCHMID Group Enable Cost-effective High-speed Chips
01/24/2025 | SCHMID GroupTRUMPF and the SCHMID Group are developing an innovative manufacturing process for the latest microchip generation for the global chip industry.
Beyond Design: Electro-optical Circuit Boards
01/22/2025 | Barry Olney -- Column: Beyond DesignPredicting the role of PCB designers in 10 years is a challenge. If only I had a crystal ball. However, we know that as technology progresses, the limitations of copper PCBs are increasingly apparent, particularly regarding speed, bandwidth, and signal integrity. Innovations such as optical interconnects and photonic integrated circuits are setting the stage for the next generation of PCBs, delivering higher performance and efficiency. The future of PCB design will probably incorporate these new technologies to address the challenges of traditional copper-based designs.
BOOK EXCERPT: The Printed Circuit Designer’s Guide to... High Performance Materials, Chapter 4
01/02/2025 | I-Connect007In Chapter 4, Michael Gay discusses the two main types of copper foil used for PCB boards today: electrodeposited (ED) foil and rolled annealed (RA) foil. He also explains the pros and cons of each, and provides an update of the latest innovations in copper foil technology.
$100M Investment Will Propel Absolics, Georgia Tech’s Advanced Packaging Research
12/30/2024 | Georgia TechAs part of the CHIPS National Advanced Packaging Manufacturing Program (NAPMP), three advanced packaging research projects will receive investments of up to $100 million each.