Share on:

Share on LinkedIn Share on X Share on Facebook Share with email

Suggested Items

ITEN, A*STAR IME Announce Breakthrough in Solid-State Battery Integration for Advanced Packaging

05/15/2025 | BUSINESS WIRE
ITEN, a global leader in micro solid-state batteries, and A*STAR Institute of Microelectronics (A*STAR IME), a leader in advanced packaging research, have announced a groundbreaking achievement for the integration of ITEN’s micro batteries using A*STAR IME’s cutting-edge advanced packaging platform.

TASMIT Launches Large Glass Substrate Inspection System for Advanced Semiconductor Packaging

03/04/2025 | ACCESSWIRE
TASMIT Inc. has launched a new inspection system for glass substrates as part of its INSPECTRA® series of semiconductor wafer visual inspection systems, which has gained attention for its high efficiency in advanced semiconductor manufacturing.

Toray Engineering Launches TRENG-PLP Coater: Panel Level Coater for Advanced Semiconductor Packaging

12/17/2024 | ACCESSWIRE
Toray Engineering Co., Ltd. has developed the TRENG-PLP Coater, a high-accuracy coating device for panel level packaging PLP is an advanced semiconductor packaging technology, for which there is growing demand particularly from AI servers and data centers. Sales of the TRENG-PLP Coater will commence in December 2024.

Designer's Notebook: Heterogeneous Integration and High-density SiP Technologies

10/03/2024 | Vern Solberg -- Column: Designer's Notebook
Often, our primary goal is to maximize product functionality without increasing product size. Developing a multifunction silicon-based semiconductor (system-on-chip) for a specific product application, however, requires a significant investment in both engineering and financial resources. The problem is that many of the newer generations of semiconductor die have actually increased in size, with higher I/O and terminal pitch variations that have become significantly smaller.

iNEMI Packaging Tech Topic Series: Damage-Free Rapid Electron Beam Testing for Advanced Packaging

08/01/2024 | iNEMI
Testing issues are limiting chip makers’ ability to create larger SOCs (system-on-chip). The scan field dimensions of EUV (extreme ultraviolet light) and NA (numerical aperture) EUV, which are typically used for testing, are too small.
Copyright © 2025 I-Connect007 | IPC Publishing Group Inc. All rights reserved. Log in