Knocking Down the Bone Pile: Revamp Your Components with BGA Reballing
Global Sourcing Spotlight: Balancing Speed and Flexibility Without Sacrificing Control
SMT Perspectives & Prospects: Artificial Intelligence Part 6: Data Module 1
Staying on Top of Signal Integrity Challenges
September 16, 2025 | Andy Shaughnessy, Design007 MagazineEstimated reading time: 1 minute
Over the years, Kris Moyer has taught a variety of advanced PCB design classes, both online IPC courses and in-person classes at California State University-Sacramento, where he earned his degrees in electrical engineering.
Much of his advanced curriculum focuses on signal integrity, so we asked Kris to discuss the trends he’s seeing in signal integrity today, the SI challenges facing PCB designers, and his go-to techniques for controlling or completely eliminating SI problems.
Andy Shaughnessy: Kris, your advanced design classes focus quite a bit on signal integrity. What SI issues are giving your students the most trouble today?
Kris Moyer: We actually cover signal integrity in all the IPC design courses except Introduction to PCB Design 1. Several SI issues come up in the classes fairly often. First is the problem of reflections and the associated overshoot and undershoot caused by impedance discontinuity in the transmission line design. The other issue that comes up quite frequently is how to design the power distribution system, including the selection of the decoupling capacitors to minimize the ground bounce/VCC bounce that happens during the switching events of modern digital systems.
Shaughnessy: Silicon geometries are likely to continue to keep shrinking. What effects do these shrinking features have on the PCB designer’s job?
Moyer: In my Professional Development course at APEX EXPO, I discuss that as silicon geometries of the devices continue to shrink, the rise/fall time of the digital signals will continue to get faster (decrease in time). This, in turn, will cause the frequency content in the square wave to increase. So, instead of the traditional 10–15 harmonics of the fundamental frequency we think of for traditional square waves, with these faster rise/fall times, we are now seeing harmonics of 50, 100, 200, or more of the fundamental frequency being necessary to create the sharp edge of the faster rise/fall times.
To continue reading this interview, which originally appeared in the September 2025 edition of Design007 Magazine, click here.
Share on:
Testimonial
"Your magazines are a great platform for people to exchange knowledge. Thank you for the work that you do."
Simon Khesin - Schmoll MaschinenSuggested Items
RT-Labs Joins STMicroelectronics Partner Program to Accelerate Industrial Communication
10/16/2025 | RT-LabsRT-Labs, a leading provider of real-time software solutions for industrial automation, announces that it has joined the STMicroelectronics Partner Program to integrate its Ethernet-based industrial communication stacks into ST’s development environments and microcontroller platforms.
ASC Sunstone Circuits Adds New Options to OneQuote While Maintaining Real-Time Pricing on Core PCB Features
10/16/2025 | ASC Sunstone CircuitsASC Sunstone Circuits, a leading U.S. PCB manufacturer, today announced a significant expansion of its OneQuote online quoting tool, giving design engineers more control over complex PCB configurations — making it easier for the quote team to quickly clarify and verify specifications, reducing delays from manual quote reviews.
Analog Devices Launches ADI Power Studio™ and New Web-Based Tools
10/14/2025 | Analog Devices, Inc.Analog Devices, Inc., a global semiconductor leader, announced the launch of ADI Power Studio, a comprehensive family of products that offers advanced modeling, component recommendations and efficiency analysis with simulation. In addition, ADI is introducing early versions of two new web-based tools with a modernized user experience under the Power Studio umbrella:
Cadence Giving Foundation Announces Multi-Year Commitment to Expand the AI Hub at San José State University
10/13/2025 | Cadence Design Systems, Inc.The Cadence Giving Foundation today announced a multi-year commitment to expand the AI Hub at San José State University (SJSU) to equip students with the skills, hands-on training and experience needed to excel in careers in artificial intelligence (AI).
NEDME Returns October 22 — The Northwest’s Premier Design & Manufacturing Expo
10/13/2025 | NEDMEThe Northwest Electronics Design & Manufacturing Expo (NEDME) returns on Wednesday, October 22, 2025, at Wingspan Event & Conference Center, Hillsboro. The event brings together engineers, product designers, manufacturers, educators, and community partners for a full day of industry connection, learning, and networking.