Share on:

Share on LinkedIn Share on X Share on Facebook Share with email

Testimonial

"We’re proud to call I-Connect007 a trusted partner. Their innovative approach and industry insight made our podcast collaboration a success by connecting us with the right audience and delivering real results."

Julia McCaffrey - NCAB Group

Suggested Items

Marcy’s Musings: Additive Processes, Signal Consequences

05/19/2026 | Marcy LaRont -- Column: Marcy's Musings
Signal integrity and additive manufacturing, particularly in metallization, are defining themes in modern PCB design and fabrication. PCB layouts are meticulously engineered systems designed to meet strict electrical and power performance targets. However, achieving those targets does not end at the design stage. Once a design enters fabrication, metallization processes—the precise plating of conductive traces—play a critical role in ensuring that signal speed, reliability, and integrity are achieved in the final physical board.

What Heterogeneous Integration Means for EMS Providers

05/14/2026 | Nolan Johnson, I-Connect007
Dr. Ravi Mahajan, an Intel Fellow and Director of Intel’s Technology and Pathfinding group, delivered a keynote at the APEX EXPO 2026 technical conference on using heterogeneous integration (HI) as a strategy and on how advanced packaging technology serves as the technical apex for implementing that strategy. Mahajan’s previous papers and industry presentations on such topics as interconnect density, signal integrity, power delivery, thermal path, and assembly yield as system-level constraints confirm him as an expert on package optimization.

System Architecture Beyond the Die With Advanced Packaging as the Scaling Factor

05/14/2026 | Chetan Arvind Patil, Marvell Technology
In conventional monolithic semiconductor design, system integration was achieved within a single die and constrained by reticle limits. Compute cores, cache, memory controllers, and input output (I/O) interfaces were all co-optimized on a single process node, with performance closely tied to transistor density and on-die interconnect efficiency. This monolithic system-on-chip (SoC) approach enabled low-latency communication and relatively straightforward power delivery. However, as design for compute-intensive SoCs approaches reticle limits and advanced-node costs increase, the ability to continue scaling within a single die begins to diminish.

Intel Foundry Push Gains Momentum With Apple as Potential Customer

05/13/2026 | I-Connect007 Editorial Team
Apple’s reported decision to tap Intel as a manufacturing partner for future chips could mark one of the most significant shifts in the semiconductor supply chain in years, with implications that extend well beyond consumer electronics.

I-Connect007 Announces Upcoming Issue of Advanced Electronics Packaging Digest

05/13/2026 | I-Connect007
The next issue of Advanced Electronics Packaging Digest examines the materials, architectures, and integration strategies shaping the next phase of electronics innovation, from reinforcement materials under thermal and frequency pressure to heterogeneous integration and advanced packaging as a system-level scaling factor.
Copyright © I-Connect007 | IPC Publishing Group Inc. All rights reserved. Log in