Learning With Leo: Where Reliability Actually Hides
Knocking Down the Bone Pile: X-ray Inspection of Ball Grid Array Solder Joints
The August issue of Advanced Electronics Packaging Digest explores how advanced packaging is reshaping semiconductor innovation through better materials characterization, heterogeneous integration (HI), workforce education, and system-level design. Together, these features examine the technologies and engineering decisions driving the next generation of electronic systems.
Kenji Koike of JX Advanced Metals Corporation examines how more accurate materials data leads to better engineering decisions. Drawing on research presented at the Advanced Electronic Packaging Conference, Koike explains how digital image correlation improves measurement of the mechanical properties of rolled copper foils, providing more reliable inputs for finite element analysis and helping engineers design flexible printed circuits and advanced packages with greater confidence.
Chetan Arvind Patil of Marvell Technology explores how the semiconductor industry is moving beyond traditional transistor scaling through advanced packaging and HI. His article explains how chiplet-based architectures, 2.5D and 3D integration, and system-level optimization are enabling higher performance, greater design flexibility, and more efficient manufacturing for applications ranging from AI and high-performance computing to automotive and communications.
The issue also highlights the growing need for education as advanced packaging technologies become more widely adopted. Mike Carano discusses his new ElectronicsU course, Advanced Packaging: HDI Enabling Technology, explaining why understanding HDI processes has become important for the printed circuit supply chain and how the course helps engineers and manufacturers build practical knowledge in this rapidly evolving field.
Dr. Devan Iyer of the Global Electronics Association examines why advanced packaging has become the industry's primary innovation engine as silicon scaling reaches practical and economic limits. He explains how packaging, thermal management, and system-level co-design are becoming tightly interconnected, positioning advanced packaging as a critical driver of future semiconductor performance.
In his monthly column, Chandra Gupta of Remtec asks why power electronics still fail from heat despite advances in cooling. He argues that the answer lies not in bigger heatsinks, but in smarter thermal design from the start. Hidden thermal bottlenecks, substrate materials, and early thermal modeling can improve reliability and help engineers design high-power systems that run cooler and last longer.
The August issue provides insights into the materials, technologies, and engineering strategies shaping the future of advanced electronics packaging. The next issue will be delivered to inboxes on Aug. 17. I-Connect007 Substack subscribers get early access on Aug. 14, 2026.
If you aren't already subscribed, sign up now.
