-
-
News
News Highlights
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueSpotlight on India
We invite you on a virtual tour of India’s thriving ecosystem, guided by the Global Electronics Association’s India office staff, who share their insights into the region’s growth and opportunities.
Supply Chain Strategies
A successful brand is built on strong customer relationships—anchored by a well-orchestrated supply chain at its core. This month, we look at how managing your supply chain directly influences customer perception.
What's Your Sweet Spot?
Are you in a niche that’s growing or shrinking? Is it time to reassess and refocus? We spotlight companies thriving by redefining or reinforcing their niche. What are their insights?
- Articles
- Columns
- Links
- Media kit
||| MENU - smt007 Magazine
Solder Paste Stencil Design for Optimal QFN Yield and Reliability
April 29, 2015 | Ben Gumpert, Lockheed MartinEstimated reading time: 13 minutes
One assembly was cross-sectioned to evaluate solder joint heights, and the rest were subjected to thermal cycling. The assemblies were continuously electrically monitored during testing to identify when component failures occur. An air-circulating environmental chamber and a thermal cycle of -55°C to 125°C were used. The chamber includes a continuous recording unit for temperature. The ramp rate was set to 4.5°C/min and the dwell time set to 15 minutes.
An electrical continuity monitor was used determine time of failure for individual components. Testing was performed in accordance with IPC-SM-785 standard, with failures identified as short duration, high resistance spikes as described in section 4.3.1 of that guideline. Variations in channel current-loop resistance which exceed the selected threshold resistance were flagged as events, subject to the minimum event duration limit.
Results
Thirteen cards were built with a total of 20 QFN44 and 28 QFN68 packages on each card. Table 2 shows results from cross-section measurements, x-ray inspection, and continuity check. Several points are evident from these results. The first is that ‘open’ defects were present in the QFN68 locations where the least amount of solder reduction was applied. The QFN44 package did not exhibit any of these open defects. Bridging was not a common problem, but seems to have occurred randomly.
Voiding levels were fairly low. Only three locations had total voiding above 25%, and some of these were attributed to ‘bottoming-out’ of the component on the solder mask at B1 sites. It was determined that the solder volume at these sites was low enough such that some parts were resting on the solder mask, which enabled voids to remain in the solder joint instead of making their way out.
One test board was selected for cross-sectioning to evaluate solder joint heights and geometry. Figures 4 and 5 are representative images of the solder joints formed. On components with a larger stand-off height (i.e. taller solder joints), the solder at the toe is slightly concave in shape, while it is convex on the parts with a lower stand-off. This demonstrates that the sizing of the stencil apertures at the perimeter pin locations was not quite compensated enough to achieve consistent fillets at all locations. Solder joint open defects were reworked by hand and were tied in for thermal cycle testing, although the locations were noted for future reference to determine the impact that rework may have on reliability.
Solder joint height for the QFN package is generally defined by the amount of solder applied to the center pad. In this study, the PCBs used had a HASL finish, so they have some volume of solder already present on the center pad. Cross section measurements of the solder joint height (actual height) were compared to the expected values at each location, as seen in Figure 6. This data demonstrates a good trend, and variation seen is attributed to three main variables; pre-existing solder volume from HASL, solder volume applied in-process, and variation of the QFN position in the cross-section (i.e. potential tilt of the package).
To date, the test vehicles have been exposed to 1100+ thermal cycles (-55°C to 125°C), with the profile as shown in Figure 7. There have been only four failures out of the 576 locations thus far. These failures have each been from a QFN68 package of a unique site, but none of these sites were those with greater than 50% solder reduction (the standard lower limit for paste application.)
Page 3 of 4
Testimonial
"We’re proud to call I-Connect007 a trusted partner. Their innovative approach and industry insight made our podcast collaboration a success by connecting us with the right audience and delivering real results."
Julia McCaffrey - NCAB GroupSuggested Items
Dr. Jennie Hwang to Present on ‘Solder Joint Reliability’ at SMTA International 2025
09/03/2025 | Dr. Jennie HwangDr. Jennie Hwang to address “Solder Joint Reliability” at the 2025 SMTA International Conference on Monday, October 20. Leveraging her decades of extensive real-world experiences and deep knowledge,
Indium to Highlight Energy-Efficient, High-Reliability Solder Solutions for EV and Electronics at Productronica India
09/03/2025 | Indium CorporationIndium Corporation, a leading materials refiner, smelter, manufacturer, and supplier to the global electronics, semiconductor, electric vehicle (EV), thin-film, and thermal management markets, will feature a range of sustainable, high-reliability solder products at Productronica India, to be held September 17-19 in Bengaluru, India.
Altus Supports Datalink Electronics with Advanced Selective Soldering Solution to Boost Manufacturing Efficiency
09/02/2025 | Altus GroupDatalink Electronics has partnered with Altus Group to integrate a cutting-edge automated soldering solution, enhancing its production capabilities and reinforcing its strategic focus on quality, automation, and scalability.
Connect the Dots: How to Avoid Five Common Causes of Board Failure
09/03/2025 | Matt Stevenson -- Column: Connect the DotsBoards fail for various reasons, and because I’ve been part of the PCB industry for a long time, I’ve seen most of the reasons for failure. As part of my ongoing crusade to help designers design for the reality of manufacturing, here are five common causes for board failure and how to avoid them.
More Than a Competition: Instilling a Champion's Skill in IPC Masters China 2025
09/01/2025 | Evelyn Cui, Global Electronics Association—East AsiaNearly 500 elite professionals from the electronics industry, representing 18 provinces and municipalities across China, competed in the 2025 IPC Masters Competition China, March 26–28, in Pudong, Shanghai. A total of 114 contestants advanced to the practical competition after passing the IPC Standards Knowledge Competition. Sixty people competed in the Hand Soldering and Rework Competition (HSRC), 30 in the Cable and Wire Harness Assembly Competition (CWAC), and 24 in the Ball Grid Array/Bottom Termination Components (BGA/BTC) Rework Competition.