Annihilating Nanoscale Defects
January 14, 2016 | Argonne National LaboratoryEstimated reading time: 4 minutes
Target dates are critical when the semiconductor industry adds small, enhanced features to our favorite devices by integrating advanced materials onto the surfaces of computer chips. Missing a target means postponing a device's release, which could cost a company millions of dollars or, worse, the loss of competitiveness and an entire industry. But meeting target dates can be challenging because the final integrated devices, which include billions of transistors, must be flawless — less than one defect per 100 square centimeters.
Researchers at the University of Chicago and the U.S. Department of Energy's (DOE's) Argonne National Laboratory, led by Juan de Pablo and Paul Nealey, may have found a way for the semiconductor industry to hit miniaturization targets on time and without defects
To make microchips, de Pablo and Nealey's technique includes creating patterns on semiconductor surfaces that allow block copolymer molecules to self-assemble into specific shapes, but thinner and at much higher densities than those of the original pattern. The researchers can then use a lithography technique to create nano-trenches where conducting wire materials can be deposited.
This is a stark contrast to the industry practice of using homo-polymers in complex "photoresist" formulations, where researchers have "hit a wall," unable to make the material smaller.
Before they could develop their new fabrication method, however, de Pablo and Nealey needed to understand exactly how block copolymers self-assemble when coated onto a patterned surface — their concern being that certain constraints cause copolymer nanostructures to assemble into undesired metastable states. To reach the level of perfection demanded to fabricate high-precision nanocircuitry, the team had to eliminate some of these metastable states.
To imagine how block copolymers assemble, it may be helpful to picture an energy landscape consisting of mountains and valleys where some valleys are deeper than others. The system prefers defect-free stability, which can be characterized by the deepest (low-energy) valleys, if they can be found. However, systems can get trapped inside higher (medium energy) valleys, called metastable states, which have more defects.
Page 1 of 2
Suggested Items
Nolan's Notes: The Next Killer App in Component Manufacturing
05/02/2025 | Nolan Johnson -- Column: Nolan's NotesFor quite a while, I’ve been wondering what the next “killer app” will be in electronics manufacturing and why it has been so long since the last disruptive change in EMS. I believe the answer lies in artificial intelligence, which has exploded as the next disruptor.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/02/2025 | Marcy LaRont, PCB007 MagazineIn our industry, this week’s must-read features include CEE’s Tom Yang and his perspective on having a global business amidst tariff talk and other challenges. Joe Fjelstadt talks to the “Flexperts,” Nick Koop of TTM and Mark Finstead of Flexible Circuit Technologies. Nolan Johnson interviews the McGucken Group about the importance of empathic leadership in BANI times. NCAB’s Ryan Miller writes about reliability and compliance for building PCBs for medical applications, and surprise, more news from Siemens.
Indium Wins EM Asia Innovation Award
05/01/2025 | Indium CorporationIndium Corporation, a leading materials provider for the electronics assembly market, recently earned an Electronics Manufacturing (EM) Asia Innovation Award for its new high-reliability Durafuse® HR alloy for solder paste at Productronica China in Shanghai.
Elephantech, Logitech Together Drive Disruptive Electronics Innovation
05/01/2025 | ElephantechElephantech Inc. announced a groundbreaking collaboration with Logitech International to revolutionize peripherals manufacturing and the printed circuit board (PCB) industry.
SEL Receives Purdue Senior Design Partner of the Year Award
05/01/2025 | Schweitzer Engineering LaboratoriesSchweitzer Engineering Laboratories (SEL) has been awarded the Senior Design Partner of the Year Award from the Edwardson School of Industrial Engineering at Purdue University.