Elementary, Mr. Watson: Design Data Packages—Circle of Concern or Circle of Influence?
Fresh PCB Concepts: The Power of a Lunch & Learn for PCB Professionals
The Shaughnessy Report: Solving the Data Package Puzzle
Beyond Design: Plane Crazy, Part 2
February 8, 2016 | Barry Olney, In-Circuit DesignEstimated reading time: 1 minute
In my recent four-part series on stackup planning, I described the best configurations for various stackup requirements. But I did not have the opportunity to delve into the use of planar capacitance to reduce AC impedance at frequencies above 1GHz, which is the region wherein bypass and decoupling capacitors dramatically lose their impact. In this column, I will flesh out this topic, and consider the effects of plane resonance on the power distribution network (PDN).
Figure 1 illustrates a 12-layer DDR3 board with six routing layers and six plane layers utilizing multiple technologies. This board must accommodate 40/80-ohm single-ended/differential impedance for DDR3, 90-ohm differential USB, and the standard 50/100-ohm digital impedances all on the same substrate. In order to reduce the layer count, it is important that these different technologies share the same layers. Plus, one needs to manage the return current paths and broadside coupling of the stripline configurations—quite a challenge!
The DDR3 matched delay signals are routed on the internal layers 3 & 4 and 9 & 10, which all use ground (GND) as the reference plane. To eliminate broadside coupling, the data lanes (eight in this case), differential strobes, and masks are routed on layers 3 & 4. And the adjacent traces are routed skewed or orthogonally. The address, control and command signals are routed together with the differential clock on layers 9 & 10. This separates the data lanes and address signals. Since DDR technology utilizes synchronous buses, the signals within the data lanes and within the address bus can be routed closely together, but the eight data lanes should be separated to avoid crosstalk.
As you can see, there are four planes in the center of the board, two power and two ground. This is where tight coupling, between adjacent planes, can be utilized to add planar capacitance at low cost and dramatically reduce the AC impedance at the high end. There are thin sheets of Isola 370HR 1080 prepreg (2.8 mils thick) between both planes pairs.
Given the effects of the capacitors equivalent series inductance (ESL) and mounting inductance, the added planar capacitance still reduces the overall impedance to approximately the target impedance up to 1GHz as in Figure 2. Now, this is not easy to do using standard stackups.
To read this entire article, which appeared in the January 2015 issue of The PCB Design Magazine, click here.
Share on:
Suggested Items
FTG Achieves Major Milestone with TCCA Certification for Edge+ on Boeing 737NG Family
05/16/2025 | Globe NewswireFiran Technology Group Corporation (FTG) announced that its FLYHT subsidiary has been awarded a Supplemental Type Certificate (STC) by Transport Canada Civil Aviation (TCCA) for the AFIRS Edge+™ product on the Boeing 737NG family of aircraft.
Corning Collaborates with Broadcom to Accelerate AI Data Center Processing Capacity
05/14/2025 | BUSINESS WIRECorning Incorporated, a world leader in glass science and optical physics, today announced a collaboration with Broadcom Incorporated, a leading supplier in the semiconductor field, on a co-packaged optics (CPO) infrastructure that will significantly increase processing capacity within data centers.
Breaking Down Barriers: The Connectivity of Machines in SMT Production Lines
05/14/2025 | Bill Cardoso, Creative ElectronAs the world increasingly moves toward erecting trade barriers, we find ourselves in a paradox. Across the globe, the rise in tariffs and protectionist policies is creating a more fragmented global economy, with nations seeking to insulate themselves from external economic pressures. However, within the confines of the SMT production line, the trend is moving in precisely the opposite direction—toward greater connectivity, integration, and collaboration. Rather than isolating one machine from another, SMT production lines are increasingly interconnected, with data being shared across various stages of the process to improve quality, efficiency, and defect detection.
Elementary, Mr. Watson: Design Data Packages—Circle of Concern or Circle of Influence?
05/14/2025 | John Watson -- Column: Elementary, Mr. WatsonI've often been asked, "Can you have a perfect PCB design?" At first blush, it seems like the answer should be yes. After all, if you follow all the rules, double-check your work, and use the right tools, it should be perfect. Right?
The Shaughnessy Report: Solving the Data Package Puzzle
05/12/2025 | Andy Shaughnessy -- Column: The Shaughnessy ReportIf you ask fabricators about their biggest challenges, they’ll often point at PCB designers—the readers of this magazine. Yes, you! Why is it so difficult to create the ideal data package? It’s a fairly straightforward task. But this part of the design process keeps tripping up designers, even those who started in the industry before Pink Floyd split up.