-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueDesigning Through the Noise
Our experts discuss the constantly evolving world of RF design, including the many tradeoffs, material considerations, and design tips and techniques that designers and design engineers need to know to succeed in this high-frequency realm.
Learning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Beyond Design: Plane Crazy, Part 2
February 8, 2016 | Barry Olney, In-Circuit DesignEstimated reading time: 1 minute

In my recent four-part series on stackup planning, I described the best configurations for various stackup requirements. But I did not have the opportunity to delve into the use of planar capacitance to reduce AC impedance at frequencies above 1GHz, which is the region wherein bypass and decoupling capacitors dramatically lose their impact. In this column, I will flesh out this topic, and consider the effects of plane resonance on the power distribution network (PDN).
Figure 1 illustrates a 12-layer DDR3 board with six routing layers and six plane layers utilizing multiple technologies. This board must accommodate 40/80-ohm single-ended/differential impedance for DDR3, 90-ohm differential USB, and the standard 50/100-ohm digital impedances all on the same substrate. In order to reduce the layer count, it is important that these different technologies share the same layers. Plus, one needs to manage the return current paths and broadside coupling of the stripline configurations—quite a challenge!
The DDR3 matched delay signals are routed on the internal layers 3 & 4 and 9 & 10, which all use ground (GND) as the reference plane. To eliminate broadside coupling, the data lanes (eight in this case), differential strobes, and masks are routed on layers 3 & 4. And the adjacent traces are routed skewed or orthogonally. The address, control and command signals are routed together with the differential clock on layers 9 & 10. This separates the data lanes and address signals. Since DDR technology utilizes synchronous buses, the signals within the data lanes and within the address bus can be routed closely together, but the eight data lanes should be separated to avoid crosstalk.
As you can see, there are four planes in the center of the board, two power and two ground. This is where tight coupling, between adjacent planes, can be utilized to add planar capacitance at low cost and dramatically reduce the AC impedance at the high end. There are thin sheets of Isola 370HR 1080 prepreg (2.8 mils thick) between both planes pairs.
Given the effects of the capacitors equivalent series inductance (ESL) and mounting inductance, the added planar capacitance still reduces the overall impedance to approximately the target impedance up to 1GHz as in Figure 2. Now, this is not easy to do using standard stackups.
To read this entire article, which appeared in the January 2015 issue of The PCB Design Magazine, click here.
Suggested Items
Asia/Pacific AI Spending to Reach $175 Billion by 2028, Driven by GenAI Boom
04/25/2025 | IDCAccording to the IDC Worldwide AI and Generative AI Spending Guide, the Asia/Pacific region, including China and Japan, is experiencing unprecedented growth in Artificial intelligence (AI) and generative AI (GenAI) investments, spanning software, services, and hardware designed for AI-driven systems.
Alphawave Semi Delivers Foundational AI Platform IP for Scale-Up and Scale-Out Networks
04/23/2025 | BUSINESS WIREAlphawave Semi, a global leader in high-speed connectivity and compute silicon for the world’s technology infrastructure, bolsters its leadership in foundational AI silicon connectivity subsystems through silicon proven chiplets and IP subsystems on advanced process nodes and package types. This is set to be showcased at the TSMC 2025 North America Technology Symposium.
Micron Announces Business Unit Reorganization to Capitalize on AI Growth Across All Market Segments
04/23/2025 | MicronMicron Technology, Inc., a leader in innovative memory and storage solutions, announced a market segment-based reorganization of its business units to capitalize on the transformative growth driven by AI, from data centers to edge devices.
RTX's Collins Aerospace Enhances Capabilities to Speed Marine Corps Decision-making in Battle
04/22/2025 | RTXCollins Aerospace, an RTX business, successfully demonstrated new technology that helps the military gather and use information from a wider range of sources at Project Convergence Capstone 5, a large-scale military exercise.
UHDI Fundamentals: UHDI Drives Unique IoT Innovation in Farming
04/22/2025 | Anaya Vardya, American Standard CircuitsThe combination of UHDI's high-bandwidth capabilities and IoT's real-time data processing can lead to more efficient, immersive, and smarter IoT systems. This convergence of two revolutionary technologies is enabling quantum advancements in some very “unconventional” applications. The typical discussions around UHDI focus on our standard electronics industry market segments like milaero, medical, consumer electronics, etc. IoT is all about machines talking to other machines, machine learning, and artificial intelligence, but again, typically applied in our PCB and assembly operations.