-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLearning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
The Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Brooks' Bits: How Many Vias Does It Take To…?
May 4, 2016 | Douglas G. BrooksEstimated reading time: 2 minutes

Sounds like the opening words of a bad joke. Well, here’s the answer, and it’s no joke: One! That’s right. No matter how much current you are putting down the trace, all you need is a single via. And a small one, at that.
OK, that last statement might not be true in EVERY single case. But it is true in a LOT more cases than you think. I will explain why in this column.
During 2015, I enjoyed a very productive collaboration with Dr. Johannes Adam, from Leimen, Germany. That collaboration resulted in several papers, but one in particular is relevant for this column, “Via Currents and Temperatures.” In that paper, we used a simulation tool, thermal risk management (TRM), developed by Dr. Adam, to simulate current flowing through a via and then determine the temperature of the via. The conventional wisdom is that the conducting cross-sectional area of the via should be the same as (or greater than) the cross-sectional area of the trace (conductor.) IPC 2152 explicitly endorses this:
The cross-sectional area of a via should have at least the same cross-sectional area as the conductor or be larger than the conductor coming into it. If the via has less cross-sectional area than the conductor, then multiple vias can be used to maintain the same cross-sectional area as the conductor.
But our results contradicted this; they suggested that the temperature of the via was controlled by the trace, and as long as the trace was sized correctly, any old (single) via was good enough.
If there was ever a result that cried out “show me,” this was it.
So I set out on a path to build a test board, test it, and verify the simulation results. This type of study would not have been possible without the cooperation of several people and organizations. In particular, I want to thank my longtime partner Dave Graves (now with Monsoon Solutions in Bellevue, Washington) for helping prepare the final artwork for the test board. C-Therm Technologies (Fredericton, New Brunswick) graciously measured the thermal conductivity of the board material to facilitate the simulation. And a special thanks to Prototron Circuits of Redmond, Washington, who provided the test boards and also the microsectioning work and measurements. And my collaborator on trace thermal issues, Johannes Adam, continues to be a great help in evaluating results.
Figure 1 illustrates the relevant portion of the test board. There are two 0.5 oz. test traces, each six inches long, each consisting of two, three-inch segments (top and bottom) connected by a single 10 mil diameter via. The via is plated to approximately one ounce. One test trace is 27 mil wide, providing approximately the same cross-sectional area as the conducting area of the via. The other trace is 200 mil wide. It is important to note that the vias are identical for the two traces.
To read this entire article, which appeared in the March 2016 issue of The PCB Design Magazine, click here.
Suggested Items
Real Time with... IPC APEX EXPO 2025: Advanced Silicone Solutions from CHT
04/01/2025 | Real Time with...IPC APEX EXPOCHT team members introduce themselves and share their roles, with Kate Sincerbox focusing on technical service and Lisa Stutzman on inside sales. CHT specializes in silicone materials for encapsulation, adhesives, and coatings, serving the automotive and aerospace sectors.
Real Time with... IPC APEX EXPO 2025: Tariffs and Supply Chains in U.S. Electronics Manufacturing
04/01/2025 | Real Time with...IPC APEX EXPOChris Mitchell, VP of Global Government Relations for IPC, discusses IPC's concerns about tariffs on copper and their impact on U.S. electronics manufacturing. He emphasizes the complexity of supply chains and the need for policymakers to understand their effects.
Real Time with... IPC APEX EXPO 2025: Revitalizing the U.S. Microelectronics Industry with PCBAA
04/01/2025 | Real Time with...IPC APEX EXPOPCBAA president David Schild discusses his experience in the PCB and aerospace sectors, focusing on the mission of the PCBAA and its collaboration with IPC. He highlights the decline in PCB manufacturing in the U.S. and the importance of public policy in restoring capacity.
IPC APEX EXPO 2025: We’ve Got It Covered
04/01/2025 | I-Connect007 Editorial TeamIPC APEX EXPO is the largest electronics manufacturing trade show in North America, bringing together professionals from all sectors of the supply chain to educate, network, and share their products and services. We’ve put all our coverage of the show in one easy-to-find location. Just click on “Videos,” “Show Coverage” and “Photos” to find what you’re looking for. Check back regularly as more content is added. You won’t want to miss any of our unique coverage.
Zenaida Valianu, IPC, Earns IPC Excellence in Education Award at IPC APEX EXPO 2025
03/31/2025 | IPCThe IPC Excellence in Education award was presented to Zenaida (Zenny) Valianu, IPC, at IPC APEX EXPO 2025, recognizing her significant contributions to workforce development and leadership.