-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueTraining New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
The Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
Advanced Packaging and Stackup Design
This month, our expert contributors discuss the impact of advanced packaging on stackup design—from SI and DFM challenges through the variety of material tradeoffs that designers must contend with in HDI and UHDI.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Brooks' Bits: How Many Vias Does It Take To…?
May 4, 2016 | Douglas G. BrooksEstimated reading time: 2 minutes

Sounds like the opening words of a bad joke. Well, here’s the answer, and it’s no joke: One! That’s right. No matter how much current you are putting down the trace, all you need is a single via. And a small one, at that.
OK, that last statement might not be true in EVERY single case. But it is true in a LOT more cases than you think. I will explain why in this column.
During 2015, I enjoyed a very productive collaboration with Dr. Johannes Adam, from Leimen, Germany. That collaboration resulted in several papers, but one in particular is relevant for this column, “Via Currents and Temperatures.” In that paper, we used a simulation tool, thermal risk management (TRM), developed by Dr. Adam, to simulate current flowing through a via and then determine the temperature of the via. The conventional wisdom is that the conducting cross-sectional area of the via should be the same as (or greater than) the cross-sectional area of the trace (conductor.) IPC 2152 explicitly endorses this:
The cross-sectional area of a via should have at least the same cross-sectional area as the conductor or be larger than the conductor coming into it. If the via has less cross-sectional area than the conductor, then multiple vias can be used to maintain the same cross-sectional area as the conductor.
But our results contradicted this; they suggested that the temperature of the via was controlled by the trace, and as long as the trace was sized correctly, any old (single) via was good enough.
If there was ever a result that cried out “show me,” this was it.
So I set out on a path to build a test board, test it, and verify the simulation results. This type of study would not have been possible without the cooperation of several people and organizations. In particular, I want to thank my longtime partner Dave Graves (now with Monsoon Solutions in Bellevue, Washington) for helping prepare the final artwork for the test board. C-Therm Technologies (Fredericton, New Brunswick) graciously measured the thermal conductivity of the board material to facilitate the simulation. And a special thanks to Prototron Circuits of Redmond, Washington, who provided the test boards and also the microsectioning work and measurements. And my collaborator on trace thermal issues, Johannes Adam, continues to be a great help in evaluating results.
Figure 1 illustrates the relevant portion of the test board. There are two 0.5 oz. test traces, each six inches long, each consisting of two, three-inch segments (top and bottom) connected by a single 10 mil diameter via. The via is plated to approximately one ounce. One test trace is 27 mil wide, providing approximately the same cross-sectional area as the conducting area of the via. The other trace is 200 mil wide. It is important to note that the vias are identical for the two traces.
To read this entire article, which appeared in the March 2016 issue of The PCB Design Magazine, click here.
Suggested Items
One World, One Industry: IPC APEX EXPO 2025 Marks a Special Anniversary Year
03/06/2025 | John Mitchell -- Column: One World, One IndustryThis year marks the 25th anniversary of IPC APEX EXPO and IPC is thrilled to celebrate this event milestone with attendees, exhibitors, and presenters. Their dedication to and involvement in IPC APEX EXPO is directly responsible for its success and their efforts clearly illustrate how the entire electronics manufacturing industry comes together to “Reimagine the Possibilities of Electronics” (our theme for this year).
Imagine the Possibilities: Tech Conference 2025
03/05/2025 | Marcy LaRont, I-Connect007As we approach the 25th anniversary of IPC APEX EXPO, excitement buzzes around the annual Technical Program. Coming off a tremendously successful program in 2024—co-hosted with ECWC16 and with a significant global presence—organizers wanted to match that same level of engagement. In this interview, Stan Rak of SF Rak Company and Udo Welzel of Robert Bosch Mobility Electronics, co-chairs of the Technical Program Committee (TPC), highlight efforts of the volunteer committee to bring another quality technical program to life.
IPC Strengthens Its Global Executive Leadership Team
03/04/2025 | IPCIn an effort to strengthen service to its more than 3,200 corporate global members, IPC announces the transition of two of its executive leadership staff into new IPC roles.
Experience Full Coverage Inspection at Global Industrie 2025
03/03/2025 | TRIDavum-TMC, TRI's distributor, will participate in Global Industrie 2025. Visit Booth #6G87 at Eurexpo Lyon, France, from March 11 to 14, 2025.
SMT007 Magazine: March 2025—Your Golden Ticket to IPC APEX EXPO 2025
03/03/2025 | I-Connect007 Editorial TeamEach year, we dedicate an entire issue to the IPC APEX EXPO event, recognizing its unparalleled opportunities. The event offers a comprehensive suite of professional development opportunities, insightful presentations, and an extensive array of vendors conveniently located in one place. These elements collectively provide a significant boost to your expertise and career advancement within the electronics industry.