Beyond Design: Slaying Signal Integrity Villains
Elementary Mr. Watson: Running the Signal Gauntlet
The Shaughnessy Report: Winning the Signal Integrity Battle
Brooks' Bits: How Many Vias Does It Take To…?
May 4, 2016 | Douglas G. BrooksEstimated reading time: 2 minutes
Sounds like the opening words of a bad joke. Well, here’s the answer, and it’s no joke: One! That’s right. No matter how much current you are putting down the trace, all you need is a single via. And a small one, at that.
OK, that last statement might not be true in EVERY single case. But it is true in a LOT more cases than you think. I will explain why in this column.
During 2015, I enjoyed a very productive collaboration with Dr. Johannes Adam, from Leimen, Germany. That collaboration resulted in several papers, but one in particular is relevant for this column, “Via Currents and Temperatures.” In that paper, we used a simulation tool, thermal risk management (TRM), developed by Dr. Adam, to simulate current flowing through a via and then determine the temperature of the via. The conventional wisdom is that the conducting cross-sectional area of the via should be the same as (or greater than) the cross-sectional area of the trace (conductor.) IPC 2152 explicitly endorses this:
The cross-sectional area of a via should have at least the same cross-sectional area as the conductor or be larger than the conductor coming into it. If the via has less cross-sectional area than the conductor, then multiple vias can be used to maintain the same cross-sectional area as the conductor.
But our results contradicted this; they suggested that the temperature of the via was controlled by the trace, and as long as the trace was sized correctly, any old (single) via was good enough.
If there was ever a result that cried out “show me,” this was it.
So I set out on a path to build a test board, test it, and verify the simulation results. This type of study would not have been possible without the cooperation of several people and organizations. In particular, I want to thank my longtime partner Dave Graves (now with Monsoon Solutions in Bellevue, Washington) for helping prepare the final artwork for the test board. C-Therm Technologies (Fredericton, New Brunswick) graciously measured the thermal conductivity of the board material to facilitate the simulation. And a special thanks to Prototron Circuits of Redmond, Washington, who provided the test boards and also the microsectioning work and measurements. And my collaborator on trace thermal issues, Johannes Adam, continues to be a great help in evaluating results.
Figure 1 illustrates the relevant portion of the test board. There are two 0.5 oz. test traces, each six inches long, each consisting of two, three-inch segments (top and bottom) connected by a single 10 mil diameter via. The via is plated to approximately one ounce. One test trace is 27 mil wide, providing approximately the same cross-sectional area as the conducting area of the via. The other trace is 200 mil wide. It is important to note that the vias are identical for the two traces.
To read this entire article, which appeared in the March 2016 issue of The PCB Design Magazine, click here.
Share on:
Testimonial
"Our marketing partnership with I-Connect007 is already delivering. Just a day after our press release went live, we received a direct inquiry about our updated products!"
Rachael Temple - AlltematedSuggested Items
Building Electronics Excellence in India
09/08/2025 | Nolan Johnson, SMT007 MagazineFor over two decades, Dave Bergman has helped steer the Global Electronics Association’s work in India, from a single training course to a thriving regional operation with deep government and industry ties. In this interview, Dave explains how the group went from partnering with IPCA to opening its own office in 2010, creating India’s first domestic electronics manufacturing standard, and securing funding for dozens of Indian companies to attend U.S. trade shows.
New Podcast Episode Drop: MKS’ Atotech’s Role in Optimize the Interconnect
09/08/2025 | I-Connect007In this episode of On the Line With…, host Nolan Johnson sits down with Patrick Brooks, MKS' Atotech's Global Product Director, EL Systems, to discuss the critical role that wet processes play alongside laser systems in advancing the Optimize the InterconnectSM initiative. Brooks points to Bondfilm as a key example—a specialized coating that enables CO₂ lasers to ablate more effectively than ever before.
The Global Electronics Association Hosts Successful WorksAsia-AI and Factory of the Future Technical Seminar
09/03/2025 | Global Electronics AssociationOn August 22, 2025, the Global Electronics Association hosted the successful WorksAsia-AI and Factory of the Future Technical Seminar during the exhibition Automation Taipei 2025. The seminar brought together 81 representatives from 58 companies, focusing on the latest applications of AI in smart factories and unveiling four key directions that will drive the electronics industry’s transition toward intelligence and sustainability.
TRI's AI-Powered Inspection Solutions at SMTAI 2025
09/02/2025 | TRITest Research, Inc. (TRI), the leading provider of test and inspection systems, will be joining the SMTA International Exposition & Conference. The event will be held from October 21 – 23, 2025, at the Donald E. Stephens Convention Center in Rosemont, IL, USA.
More Than a Competition: Instilling a Champion's Skill in IPC Masters China 2025
09/01/2025 | Evelyn Cui, Global Electronics Association—East AsiaNearly 500 elite professionals from the electronics industry, representing 18 provinces and municipalities across China, competed in the 2025 IPC Masters Competition China, March 26–28, in Pudong, Shanghai. A total of 114 contestants advanced to the practical competition after passing the IPC Standards Knowledge Competition. Sixty people competed in the Hand Soldering and Rework Competition (HSRC), 30 in the Cable and Wire Harness Assembly Competition (CWAC), and 24 in the Ball Grid Array/Bottom Termination Components (BGA/BTC) Rework Competition.