Fresh PCB Concepts: Key Considerations for Reliability, Performance, and Compliance in PCBs
Elementary Mr. Watson: Navigating RF—A Glide Path Approach to Design Success
Designers Notebook: Layer Stackup Planning for RF Circuit Boards
Accurate Circuit Engineering Implements Online DFM Reporting Tool
June 28, 2016 | Accurate Circuit Engineering (ACE)Estimated reading time: 1 minute
Santa Ana based PCB fabricator, Accurate Circuit Engineering (ACE) has recently completed the installation of a free DFM reporting tool on their newly updated website. This tool allows users to identify errors before placing their PCB orders and helps avoid CAM holds and delays after the order has been placed.
The ACE-DFM reporting tool is a free service where users submit Gerber files to Accurate Circuit’s advanced DFM server for analysis. After a short processing time users will receive an in-depth PDF report via email that contains a detailed summary of the design and its manufacturability. Within this customized report, users will find helpful information including any flagged items that may result in a board that has potential flaws which may affect the performance of the design. This information is then categorized by violation type and color-coded for easy visual review.
Vice President of ACE Brandon Lowe comments, “We are excited about giving our customers the ability to easily review their files before the manufacturing process begins. The DFM reporting tool not only allows us to produce boards for our customers with as little delays as possible, it also ensures they receive the best performing board available.”
James Hofer, General Manager, comments, “In a quick turn prototype environment having up front DFM not only reduces lead times but also adds an extra level of confidence for the designer to understand where hidden issues may lie and how to work around them.”
For more information about ACE’s DFM reporting tool or any of their other services, visit them on the web.
Share on:
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/09/2025 | Andy Shaughnessy, Design007 MagazineTrade show season is wrapping up as we head into summer. Where has the time gone? I hope you all get the chance to take a vacation this year, because I know you’ve earned one. Speaking of which, when was my last vacay? If I can’t remember, it’s probably time for one. It’s been a busy week in electronics, with fallout from the back-and-forth on tariffs taking up most of the oxygen in the room. We have quite an assortment of articles and columns for you in this installment of Must-Reads. See you next time.
Imec Coordinates EU Chips Design Platform
05/09/2025 | ImecA consortium of 12 European partners, coordinated by imec, has been selected in the framework of the European Chips Act to develop the EU Chips Design Platform.
New Issue of Design007 Magazine: Are Your Data Packages Less Than Ideal?
05/09/2025 | I-Connect007 Editorial TeamWhy is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal data package for your design.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.
Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems
05/08/2025 | Cadence Design SystemsAt its annual flagship user event, CadenceLIVE Silicon Valley 2025, Cadence announced a major expansion of its Cadence® Millennium™ Enterprise Platform with the introduction of the new Millennium M2000 Supercomputer featuring NVIDIA Blackwell systems, which delivers AI-accelerated simulation at unprecedented speed and scale across engineering and drug design workloads.