-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueSignal Integrity
If you don’t have signal integrity problems now, you will eventually. This month, our expert contributors share a variety of SI techniques that can help designers avoid ground bounce, crosstalk, parasitic issues, and much more.
Proper Floor Planning
Floor planning decisions can make or break performance, manufacturability, and timelines. This month’s contributors weigh in with their best practices for proper floor planning and specific strategies to get it right.
Showing Some Constraint
A strong design constraint strategy carefully balances a wide range of electrical and manufacturing trade-offs. This month, we explore the key requirements, common challenges, and best practices behind building an effective constraint strategy.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
Mentor Webinar May 5: Ensuring DDR4 Performance at Intended Data Rate
April 23, 2020 | Mentor, a Siemens businessEstimated reading time: 1 minute
DDR interfaces have many signal integrity and timing requirements that need to be guaranteed between multiple signal groups. Conformance to the requirements should be verified before a board is fabricated to reduce the chance of prototype spins. Traditionally, designers have relied on dedicated SI experts to perform this task or laid out boards based on manufacturer’s guidelines and skipped post-route verification entirely, hoping to avoid problems in the lab. Increasing data rates have pushed DDR operating margins to the point where simply following physical design rules is no longer enough to ensure that a design will work as intended.
This webinar by Mentor, a Siemens business, will be held twice on May 5, 2020: from 2-3 PM London time (UTC+1), and 2-3 PM Eastern time in the US. Presenter Min Maung will discuss the different electrical requirements associated with DDR designs and show how board and system designers can use HyperLynx to perform post-route verification themselves, helping free up scarce SI experts to focus on their company’s most challenging analysis problems.
What Attendees Will Learn
- DDR electrical requirements for signal integrity and timing
- Why “routing by the rules” isn’t enough anymore
- Why JEDEC specifications only give you half of the information you need
- How controller/DRAM configuration affects routing requirements
- How to use HyperLynx post-route verification to optimize margins for designs as routed
Who Should Attend
- PCB/system designers
- Engineering managers
- Signal integrity specialists
- PCB layout designers
To register for this web seminar, click here.
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
ASM Technologies Limited signs MoU with the Guidance, Government of Tamilnadu to Expand Design-Led Manufacturing capabilities for ESDM
09/15/2025 | ASM TechnologiesASM Technologies Limited, a pioneer in Design- Led Manufacturing in the semiconductor and automotive industries, announced signing of Memorandum of Understanding (MoU) with the Guidance, Government of Tamilnadu whereby it will invest Rs. 250 crores in the state to expand its ESDM related Design-Led Manufacturing and precision engineering capacity. ASM Technologies will acquire 5 acres of land from the Government of Tamilnadu to set up a state-of-the-art design facility in Tamil Nadu's growing technology manufacturing ecosystem, providing a strong strategic advantage and long-term benefits for ASM.
Variosystems Strengthens North American Presence with Southlake Relaunch 2025
09/15/2025 | VariosystemsVariosystems celebrated the relaunch of its U.S. facility in Southlake, Texas. After months of redesign and reorganization, the opening marked more than just the return to a modernized production site—it was a moment to reconnect with our teams, partners, and the local community.
Deca, Silicon Storage Technology Announce Strategic Collaboration to Enable NVM Chiplet Solutions
09/11/2025 | Microchip Technology Inc.As traditional monolithic chip designs grow in complexity and increase in cost, the interest and adoption of chiplet technology in the semiconductor industry also increases.
I-Connect007 Launches New Podcast Series on Ultra High Density Interconnect (UHDI)
09/10/2025 | I-Connect007I-Connect007 is excited to announce the debut of its latest podcast series, which shines a spotlight on one of the most important emerging innovations in electronics manufacturing: Ultra-High-Density Interconnect (UHDI). The series kicks off with Episode One, “Ultra HDI: What does it mean to people? Why would they want it?” Host Nolan Johnson is joined by guest expert John Johnson, Director of Quality and Advanced Technology at American Standard Circuits (ASC).
Global Citizenship: Together for a Perfect PCB Solution
09/10/2025 | Tom Yang -- Column: Global CitizenshipIf there’s one thing we’ve learned in the past few decades of electronics evolution, it’s that no region has a monopoly on excellence. Whether it’s materials science breakthroughs in Europe, manufacturing efficiencies in China, or design innovations in Silicon Valley, the PCB industry thrives on collaboration.