Connect the Dots: Designing for Reality—Pattern Plating
Elementary, Mr. Watson: The Gooey Centers of Hybrid PCB Designs
The Shaughnessy Report: Are You Partial to Partial HDI?
Designing PCBs With Additive Traces
April 28, 2022 | Tomas Chester, Chester Electronic DesignEstimated reading time: 2 minutes
Advances in technology have been clear to see within the component packaging industry, as the ball grid array (BGA) package sizes reduce from 1.0 mm pitch to 0.8 mm, 0.4 mm, and even beyond. However, while these improvements have occurred with component packages, it has become increasingly more difficult to break out and route the dense circuitry associated with these parts. Currently, the high-density interconnect (HDI) method typically used for the breakout of such parts has been to create the smallest possible subtractive-etched traces with microvias to allow for connections and escapes on the innerlayers of your PCB.
Now there are new fabrication processes that change how we can approach some of these layout difficulties. Additive and semi-additive construction now allows us to get down below 0.075 mm trace and gap sizes easily and reliably, however, utilizing it brings its own series of challenges to the table. Before designers and engineers can start to use this technology, we need to understand the difference between the standard subtractive fabrication method and these new additive fabrication methods, as well as their respective design requirements for trace impedance, and the signal integrity impact from routing traces closer together.
Subtractive vs. Additive
Let's start by taking a brief high-level view of the different fabrication processes. With subtractive fabrication, our PCBs start with a base layer of copper of some thickness already laminated to the substrate. Then copper is electrolessly plated onto the board’s outer layers, including inside the drill and via holes. A design image is then applied, an etch resist plated onto the exposed traces and holes, after which etching will occur. This is our subtractive step, where we remove the copper in areas where there was no image applied. This is also the limiting step in the subtractive fabrication process, because as we etch vertically down through the copper, the etching agents also remove copper in a horizontal direction, under the applied design image. The result of this process is a final copper trace cross-section with a trapezoidal shape. The critical concern here is that if the trace height is half as tall as its width, likely the etching process will remove the trace.
With additive fabrication, the process can be imagined as similar to 3D printing. The PCB starts with no copper on the laminate material and is instead “built” up on top of a thin seed layer of electroless copper, or on top of a thin laminated copper foil. This not only allows for trace and gap sizes down to 0.010 mm; it also creates a trace cross-section that has a rectangular shape.
To read this entire article, which appeared in the April 2022 issue of Design007 Magazine, click here.
Share on:
Suggested Items
The Cost-Benefit Analysis of Direct Metallization
10/21/2024 | Carmichael Gugliotti, MacDermid AlphaCarmichael Gugliotti of MacDermid Alpha discusses the innovative realm of direct metallization technology, its numerous applications, and significant advantages over traditional processes. Carmichael offers an in-depth look at how direct metallization, through developments such as Blackhole and Shadow, is revolutionizing PCB manufacturing by enhancing efficiency, sustainability, and cost-effectiveness. From its origins in the 1980s to its application in cutting-edge, high-density interconnects and its pivotal role in sustainability, this discussion sheds light on how direct metallization shapes the future of PCB manufacturing across various industries, including automotive, consumer electronics, and beyond.
Connect the Dots: Designing for Reality—Pattern Plating
10/16/2024 | Matt Stevenson -- Column: Connect the DotsIn the previous episode of I-Connect007’s On the Line with… podcast, we painted the picture of the outer layer imaging process. Now we are ready for pattern plating, where fabrication can get tricky. The board is now ready to receive the copper traces, pads, and other elements specified in the original CAD design. This article will lay out the pattern plating process and discuss constraints in the chemistries that must be properly managed to meet the customer's exacting manufacturing tolerances.
PCB007 Magazine October 2024: Alternate Metallization Processes
10/16/2024 | I-Connect007 Editorial TeamTraditional electroless copper and electroless copper immersion gold have been primary PCB plating methods for decades. But alternative plating metals and processes have been introduced over the past few years as miniaturization and advanced packaging continue to develop taking us into new directions. In this issue of PCB007 Magazine, we examine the impact of alternate metallization methods giving a glimpse into how and when we will arrive at 'destination metallization'.
Partial HDI: A Complete Solution
10/10/2024 | I-Connect007 Editorial TeamWe recently spoke with IPC instructor Kris Moyer about partial HDI, a process that’s recently been growing in popularity. Partial HDI allows designers to escape route out from tight-pitch BGAs on one layer, where a mechanically drilled plated through-hole is not an option, while avoiding the complexity and expense of sequential lamination cycles. As Kris explains, this process doesn’t add much to the cost, and it’s fairly straightforward. But there are some competing signal integrity and fabrication requirements to contend with. We asked Kris to walk us through this process.
Trouble in Your Tank: Interconnect Defect—The Three Degrees of Separation
10/01/2024 | Michael Carano -- Column: Trouble in Your TankIt has been well documented that, with a very expensive and complex printed circuit board, thermal and mechanical excursions often find weaknesses. A lack of robustness and poor process control often leads to the exploitation of those weaknesses. An interconnect defect (ICD) often goes undetected until the printed circuit board reaches the final assembly stage or undergoes multiple thermal cycles, including interconnect stress tests or thermal shock. It is impossible to rework the ICD defect. But unlike voids, if detected in time, the panels can be reprocessed.