-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueSilicon to Systems: From Soup to Nuts
This month, we asked our expert contributors to weigh in on silicon to systems—what it means to PCB designers and design engineers, EDA companies, and the rest of the PCB supply chain... from soup to nuts.
Cost Drivers
In this month’s issue of Design007 Magazine, our expert contributors explain the impact of cost drivers on PCB designs and the need to consider a design budget. They discuss the myriad design cycle cost adders—hidden and not so hidden—and ways to add value.
Mechatronics
Our expert contributors discuss the advent of mechatronics in PCB design, the challenges and opportunities this creates for circuit board designers, and the benefits—to the employee and the company—of becoming a mechatronics engineer.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Q&A: The Learning Curve for Ultra HDI
October 20, 2022 | Andy Shaughnessy, Design007 MagazineEstimated reading time: 2 minutes
![](https://iconnect007.com/application/files/5416/3116/7160/tara_dunn250.jpg)
For this issue on ultra HDI, we reached out to Tara Dunn at Averatek with some specific questions about how she defines UDHI, more about the company’s patented semi-additive process, and what really sets ultra HDI apart from everything else. Do designers want to learn a new technology? What about fabricators? We hope this interview answers some of those questions that you may be having about these capabilities and what it could mean for your designs.
Q: How do you define ultra HDI? What is the cutoff in mils or microns?
A: That is an excellent question. At this point I think it means different things to different people depending on where their current HDI capabilities are. IPC has created an ultra HDI working group and I believe the definition they are working with is that to be considered ultra-HDI, a design needs to include one or more of these parameters: Line width below 50 µm, spacing below 50 µm, dielectric thickness below 50 µm, and microvia diameter below 75 µm.
Q: Averatek has developed the A-SAP™ semi-additive process, which can produce traces down into the UHDI space. Can you clear up the differences between mSAP and A-SAP, and what this means to designers and design engineers?
A: In general, SAP, or a semi-additive process, is a process that starts with a very thin layer of copper and then builds the trace patterns from there. One common differentiating factor in these two approaches to SAP is the starting copper thickness. Typically, copper thickness that is 1.5 microns or above would be considered mSAP, or a modified semi-additive process. Because the copper is a little thicker than other SAP processes, it requires more etching, which can have impacts on trace width and space and also the sidewalls of the trace. This process can typically provide features as small as 30 microns in highly specialized facilities that are running extremely high-volume manufacturing. This technology is commonly seen in our smartphones.
Averatek’s A-SAP begins with a much thinner electroless copper, typically 0.2 µm and this copper thickness, or thinness if you will, enables the fabricator to produce much finer feature sizes. The technology is capable of traces and spaces as small as 1 micron if the fabricator has advanced imaging equipment. Typically, PCB fabricators have equipment that can image traces to 12.5 µm today. There are also signal integrity benefits to this process. Because the base copper is so thin, there is minimal impact on the trace sidewalls, and greater control to line width resulting in impedance control tolerance improvements.
One other difference between the mSAP and A-SAP technologies is in the ratio of trace height to trace width; mSAP processes allow a 1:1 ratio of height to width and A-SAP traces can be produced with aspect ratio of 2:1 or greater. For example, a 25 µm wide trace could be 40 µm tall. This has gotten a lot of attention from a signal integrity perspective.
To read this entire article, which appeared in the October 2022 issue of Design007 Magazine, click here.
Suggested Items
Atotech to Participate at KPCA Show 2024
09/03/2024 | AtotechMKS’ Atotech will participate in this year’s KPCA Show 2024 in Incheon, held at Songdo Convensia from September 4-6, 2024.
Victory Announces Breakthrough in PCB Technology with New Product Launch
08/29/2024 | openPRShenzhen Victory Electronics Technology Co., Ltd., a leader in the printed circuit board (PCB) manufacturing industry, is proud to announce the successful development of a groundbreaking new product.
Connect the Dots: Designing for Reality—Electroless Copper
08/28/2024 | Matt Stevenson -- Column: Connect the DotsRoll up your sleeves because it's time to get messy. In a recent episode of I-Connect007’s On the Line with… podcast, we discussed electroless copper deposition. This process deposits a copper layer into the through-holes and vias of what will eventually be a PCB. Electroless copper deposition feels like a black box to many people. It sort of looks like a black box, too. The boards go in one side, come out the other, and emerge differently. So, let's crack open that black box and look inside.
Maximizing ROI Through Better Wet Process Control
08/20/2024 | I-Connect007 Editorial Team“When things get out of control, the variation in your wet process begins,” says Mike Carano,. “Just because they look like good boards and may even pass electrical test, it does not necessarily mean you have good boards. Once the chemistry is headed toward the right or left side of the process control parameter cliff, the plating is compromised. If the copper is thinner than it should be, when the customer puts it into service, the board may fail after 500 cycles vs. the requisite 1,000 or 2,000 cycles. The root cause issue is that you plated 7/10ths of a mil of copper instead of one-mil of copper because you were not controlling your process. The fact that you passed your own electric test becomes inconsequential.”
The Chemical Connection: Controlling an Alkaline Etch Bath With Low Copper Loading
08/07/2024 | Don Ball -- Column: The Chemical ConnectionThis month, I wanted to continue my discussion on how much process control is actually needed for high-density circuit production. However, in the last month, I have been called on to help with a specific process control problem: how to control an alkaline etch bath when you’re not etching much copper. This problem has been cropping up more frequently as smaller shops (and a few larger ones) concentrate on low-volume, high-value plated through-hole panels such as prototypes, resistor cores, etc.